## MOSFET – Power, Dual, P-Channel, μCool, UDFN, 2.0x2.0x0.55 mm -20 V, -5.6 A

#### **Features**

- UDFN Package with Exposed Drain Pads for Excellent Thermal Conduction
- Low R<sub>DS(on)</sub>
- Low Profile UDFN 2.0x2.0x0.55 mm for Board Space Saving
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

## **Applications**

- High Side Load Switch
- Reverse Current Protection
- Battery Switch
- Optimized for Power Management Applications for Portable Products, such as Cell Phones, PMP, DSC, GPS, and others

#### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter			Symbol	Value	Units
Drain-to-Source Voltage			$V_{DSS}$	-20	V
Gate-to-Source Vol	tage		V <sub>GS</sub>	±8.0	٧
Continuous Drain Current (Note 1)	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	-4.4	Α
Current (Note 1)	State	T <sub>A</sub> = 85°C		-3.2	
	t ≤ 5 s	T <sub>A</sub> = 25°C		-5.6	
Power Dissipation (Note 1)	Steady State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.4	W
	t ≤ 5 s	T <sub>A</sub> = 25°C		2.2	
Continuous Drain	Steady State	T <sub>A</sub> = 25°C	I <sub>D</sub>	-2.8	Α
Current (Note 2)	State	T <sub>A</sub> = 85°C		-2.0	
Power Dissipation (Note 2) T <sub>A</sub> = 25°C		$P_{D}$	0.5	W	
Pulsed Drain Curre	Pulsed Drain Current tp = 10 μs			-13	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C
ESD (HBM, JESD22-A114) (MM, JESD22-A114)			V <sub>ESD</sub>	1400 200	V
Source Current (Body Diode) (Note 2)			I <sub>S</sub>	-1.0	Α
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub> 260		°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


 Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces) based on both FETs on.



## ON Semiconductor®

http://onsemi.com

MOSFET				
V <sub>(BR)DSS</sub>	I <sub>D</sub> MAX			
-20 V	50 mΩ @ -4.5 V			
	70 mΩ @ –2.5 V	-5.6 A		
	115 mΩ @ –1.8 V	0.071		
	175 mΩ @ -1.5 V			



P-Channel MOSFET

#### MARKING DIAGRAM



UDFN6 CASE 517BF μCOOL™




AA = Specific Device Code

M = Date Code

= Pb-Free Package

(Note: Microdot may be in either location)

#### PIN CONNECTIONS



#### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 6 of this data sheet.

2. Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm<sup>2</sup>, 1 oz. Cu based on both FETs on.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Units
Junction-to-Ambient – Steady State (Note 3)	$R_{\theta JA}$	91	°C/W
Junction-to-Ambient – t ≤ 5 s (Note 3)	$R_{\theta JA}$	57	
Junction-to-Ambient – Steady State min Pad (Note 4)	$R_{\theta JA}$	228	

#### **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Co	ondition	Min	Тур	Max	Units
OFF CHARACTERISTICS				•			
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	V <sub>GS</sub> = 0 V, I	D = -250 μA	-20			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	I <sub>D</sub> = -250 μA	A, ref to 25°C		-13		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = -20 \text{ V}$	T <sub>J</sub> = 25°C			-1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, \	/ <sub>GS</sub> = ±5.0 V			±5.0	μΑ
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}$	I <sub>D</sub> = -250 μA	-0.4		-1.0	V
Negative Threshold Temp. Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				3.0		mV/°(
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = -4.5 \	V, I <sub>D</sub> = -4.0 A		37	50	mΩ
		V <sub>GS</sub> = −2.5 \	V, I <sub>D</sub> = -3.0 A		46	70	
		V <sub>GS</sub> = -1.8 V, I <sub>D</sub> = -2.0 A			63	115	
		V <sub>GS</sub> = −1.5 \	V, I <sub>D</sub> = -1.0 A		86	175	
Forward Transconductance	9FS	$V_{DS} = -5.0$	V, I <sub>D</sub> = -3.0 A		16		S
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz,}$ $V_{DS} = -15 \text{ V}$			920		pF
Output Capacitance	C <sub>OSS</sub>				85		]
Reverse Transfer Capacitance	C <sub>RSS</sub>				80		
Total Gate Charge	$Q_{G(TOT)}$				10.4		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = -4.5 V_{s}$	V <sub>DS</sub> = -15 V; -3.0 A		0.5		
Gate-to-Source Charge	$Q_{GS}$	I <sub>D</sub> = -	-3.0 A		1.2		
Gate-to-Drain Charge	$Q_GD$				3.0		
SWITCHING CHARACTERISTICS, VG	<b>S</b> = <b>4.5 V</b> (Note 6	6)					
Turn-On Delay Time	t <sub>d(ON)</sub>				7.0		ns
Rise Time	t <sub>r</sub>	$V_{GS} = -4.5 V$ ,	$V_{DD} = -15 \text{ V},$		12		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$V_{GS}$ = -4.5 V, $V_{DD}$ = -15 V, $I_D$ = -3.0 A, $R_G$ = 1 $\Omega$			39		
Fall Time	t <sub>f</sub>				30		
DRAIN-SOURCE DIODE CHARACTER	RISTICS						
Forward Diode Voltage	VSD	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		-0.67	-1.0	V
		$I_{S} = -1.0 \text{ Å}$	T <sub>J</sub> = 125°C		-0.56		

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces) based on both FETs on.
   Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces) based on both FETs on.
   Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.

- 6. Switching characteristics are independent of operating junction temperatures.

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

	, -	• • •				
Parameter	Symbol	Test Condition	Min	Тур	Max	Units
DRAIN-SOURCE DIODE CHARACTERISTICS						
Reverse Recovery Time	t <sub>RR</sub>			12.1		ns
Charge Time	t <sub>a</sub>	$V_{GS}$ = 0 V, dis/dt = 100 A/ $\mu$ s, I <sub>S</sub> = -1.0 A		6.4		
Discharge Time	t <sub>b</sub>			5.7		
Reverse Recovery Charge	$Q_{RR}$			4.0		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

- Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces) based on both FETs on.
   Surface-mounted on FR4 board using the minimum recommended pad size of 30 mm², 1 oz. Cu based on both FETs on.
   Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
   Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 3. On-Resistance vs. Gate-to-Source Voltage

**Gate Voltage** 1.5 100000  $V_{GS} = -4.5 \text{ V}$  $I_D = -4.0 \text{ A}$ -I<sub>DSS</sub>, LEAKAGE (nA)  $T_{.J} = 125^{\circ}C$ 10000  $T_{.J} = 85^{\circ}C$ 1000 0.7 100 -50 -25 0 25 50 75 100 8 125 150 2 4 6 10 12 14 16 18 20 T<sub>J</sub>, JUNCTION TEMPERATURE (°C) -V<sub>DS</sub>, DRAIN-TO-SOURCE VOLTAGE (V)

Figure 5. On-Resistance Variation with **Temperature** 

Figure 6. Drain-to-Source Leakage Current vs. Voltage

Figure 4. On-Resistance vs. Drain Current and

#### TYPICAL CHARACTERISTICS




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Threshold Voltage




Figure 12. Maximum Rated Forward Biased Safe Operating Area

## **TYPICAL CHARACTERISTICS**




Figure 13. FET Thermal Response

### **DEVICE ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTLUD3A50PZTAG	UDFN6 (Pb-Free)	3000 / Tape & Reel
NTLUD3A50PZTBG	UDFN6 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PIN ONE

REFERENCE

△ 0.10 C

△ 0.10

0.10 C

△ 0.08 C

DETAIL A

NOTE 4

C

D2

е



**TOP VIEW** 

SIDE VIEW

**BOTTOM VIEW** 

DETAIL B

Α

В

Α3

⊕ 0.10 C A B

Α1

D2

**PLATING** 

C SEATING PLANE

0.10 C A

CAB

NOTE 3

0.05 C

0.10

Ф

UDFN6 2x2, 0.65P CASE 517BF ISSUE B

**EXPOSED Cu** 

**DETAIL B** 

OPTIONAL CONSTRUCTIONS

**DETAIL A** 

OPTIONAL CONSTRUCTIONS

**DATE 20 AUG 2012** 



MOLD CMPD

- DIMENSIONING AND TOLERANCING PER
   ASME V14 5M 1994
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETERS.
- 3. DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN
- 0.15 AND 0.30 mm FROM THE TERMINAL TIP.
  4. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

THE TO WELL TO THE TENN					
	MILLIMETERS				
DIM	MIN	MAX			
Α	0.45	0.55			
A1	0.00	0.05			
A3	0.13	REF			
b	0.25 0.35				
D	2.00 BSC				
D2	0.57 0.77				
E	2.00 BSC				
E2	0.90	1.10			
е	0.65 BSC				
F	0.15 BSC				
K	0.25 REF				
L	0.20 0.30				
L1		0.10			

## GENERIC MARKING DIAGRAM\*




XX = Specific Device Code

M = Date Code

(Note: Microdot may be in either location)

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.

# RECOMMENDED MOUNTING FOOTPRINT



DOCUMENT NUMBER:	98AON48159E	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED (	
DESCRIPTION:	UDFN6 2X2, 0.65P		PAGE 1 OF 1

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales