



## Datasheet

# Automotive-grade N-channel 1000 V, 5.4 $\Omega$ typ., 2.2 A SuperMESH Power MOSFET in a DPAK package

## **Features**







|   | Order code                     | V <sub>DS</sub> | R <sub>DS(on)</sub> max. | ۱ <sub>D</sub> |  |  |  |
|---|--------------------------------|-----------------|--------------------------|----------------|--|--|--|
|   | STD4NK100Z                     | 1000 V          | 6.8 Ω                    | 2.2 A          |  |  |  |
| • | AEC-Q101 qualified             |                 |                          |                |  |  |  |
| • | Gate charge minimized          |                 |                          |                |  |  |  |
| • | Very low intrinsic capacitance |                 |                          |                |  |  |  |
| • | Zener-protected                |                 |                          |                |  |  |  |

## **Applications**

Switching applications

## Description

This high-voltage device is a Zener-protected N-channel Power MOSFET developed using the SuperMESH technology by STMicroelectronics, an optimization of the wellestablished PowerMESH. In addition to a significant reduction in on-resistance, this device is designed to ensure a high level of dv/dt capability for the most demanding applications.



## Product status link STD4NK100Z

| Product summary <sup>(1)</sup> |               |  |
|--------------------------------|---------------|--|
| Order code                     | STD4NK100Z    |  |
| Marking                        | 4NK100Z       |  |
| Package                        | DPAK          |  |
| Packing                        | Tape and reel |  |

 The HTRB test was performed at 80% V<sub>(BR)DSS</sub> in compliance with AEC-Q101 rev. C. All the other tests were performed according to rev. D.



# 1 Electrical ratings

| Symbol                         | Parameter  | Value     | Unit |  |  |
|--------------------------------|--|-----------|------|--|--|
| V <sub>DS</sub>                | Drain-source voltage   | 1000      | V    |  |  |
| V <sub>GS</sub>                | Gate-source voltage  | ±30       | V    |  |  |
| 1_                             | Drain current (continuous) at T <sub>C</sub> = 25 °C           | 2.2       | A    |  |  |
| Ι <sub>D</sub>                 | Drain current (continuous) at T <sub>C</sub> = 100 °C          | 1         | A    |  |  |
| I <sub>DM</sub> <sup>(1)</sup> | Drain current (pulsed)   | 8.8       | А    |  |  |
| P <sub>TOT</sub>               | Total power dissipation at $T_C$ = 25 °C                       | 90        | W    |  |  |
| ESD                            | Gate-source human body model (R = 1.5 k $\Omega$ , C = 100 pF) | 3         | kV   |  |  |
| dv/dt <sup>(2)</sup>           | Peak diode recovery voltage slope                              | 4.5       | V/ns |  |  |
| T <sub>stg</sub>               | Storage temperature range                                      | 55 to 150 | °C   |  |  |
| TJ                             | T <sub>J</sub> Operating junction temperature range -55 to 15  |           |      |  |  |

## Table 1. Absolute maximum ratings

1. Pulse width limited by safe operating area.

2.  $I_{SD} \leq 2.2 \text{ A}, \text{ di/dt} \leq 200 \text{ A/}\mu\text{s}, V_{DS} \text{ (peak)} \leq V_{(BR)DSS}, V_{DD} \leq V_{(BR)DSS}.$ 

## Table 2. Thermal data

| Symbol                           | Parameter                               | Value | Unit |
|----------------------------------|---|-------|------|
| R <sub>thJC</sub>                | Thermal resistance, junction-to-case    | 1.39  | °C/W |
| R <sub>thJA</sub> <sup>(1)</sup> | Thermal resistance, junction-to-ambient | 50    | °C/W |

1. When mounted on 1 inch<sup>2</sup> FR-4, 2 Oz copper board.

## Table 3. Avalanche characteristics

| Symbol          | Parameter  | Value | Unit |
|-----------------|--|-------|------|
| I <sub>AR</sub> | Avalanche current, repetitive or not repetitive (pulse width limited by $T_{J}$ max.)      | 2.5   | А    |
| E <sub>AS</sub> | Single pulse avalanche energy (starting $T_J$ = 25 °C, $I_D$ = $I_{AR}$ , $V_{DD}$ = 50 V) | 110   | mJ   |



# 2 Electrical characteristics

 $T_C$  = 25  $^\circ C$  unless otherwise specified.

| Symbol               | Parameter                         | Test conditions  | Min. | Тур. | Max. | Unit |  |
|----------------------|-----------------------------------|--|------|------|------|------|--|
| V <sub>(BR)DSS</sub> | Drain-source breakdown voltage    | $V_{GS}$ = 0 V, I <sub>D</sub> = 1 mA                              | 1000 |      |      | V    |  |
| la a a               | Zara gata valtaga drain aurrant   | $V_{GS}$ = 0 V, $V_{DS}$ = 1000 V                                  |      |      | 1    |      |  |
| IDSS                 | Zero gate voltage drain current   | $V_{GS}$ = 0 V, $V_{DS}$ = 1000 V, $T_{C}$ = 125 °C <sup>(1)</sup> |      |      | 50   | μA   |  |
| I <sub>GSS</sub>     | Gate body leakage current         | V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±20 V                     |      |      | ±10  | μA   |  |
| V <sub>GS(th)</sub>  | Gate threshold voltage            | $V_{DS} = V_{GS}$ , $I_D = 50 \ \mu A$                             | 3.0  | 3.75 | 4.5  | V    |  |
| R <sub>DS(on)</sub>  | Static drain-source on-resistance | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.1 A                     |      | 5.4  | 6.8  | Ω    |  |

### Table 4. On/off-state

1. Specified by design, not tested in production.

## Table 5. Dynamic

| Symbol                              | Parameter                     | Test conditions  | Min. | Тур. | Max. | Unit |
|-------------------------------------|-------------------------------|--|------|------|------|------|
| C <sub>iss</sub>                    | Input capacitance             | V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V                   |      | 601  | -    | pF   |
| C <sub>oss</sub>                    | Output capacitance            |  |      | 53   | -    | pF   |
| C <sub>rss</sub>                    | Reverse transfer capacitance  |  |      | 12   | -    | pF   |
| C <sub>oss eq.</sub> <sup>(1)</sup> | Equivalent output capacitance | $V_{GS}$ = 0 V, $V_{DS}$ = 0 to 800 V                                      |      | 15   | -    | pF   |
| Qg                                  | Total gate charge             | V <sub>DD</sub> = 800, I <sub>D</sub> = 2.5 A, V <sub>GS</sub> = 0 to 10 V | -    | 18   | -    | nC   |
| Q <sub>gs</sub>                     | Gate-source charge            | (see Figure 14. Test circuit for gate charge                               | -    | 3.6  | -    | nC   |
| Q <sub>gd</sub>                     | Gate-drain charge             | behavior)  |      | 9.2  | -    | nC   |

 C<sub>oss eq.</sub> is defined as the constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>

### Table 6. Switching times

| Symbol              | Parameter           | Test conditions   | Min. | Тур. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t <sub>d(on)</sub>  | Turn-on delay time  | V <sub>DD</sub> = 500 V, I <sub>D</sub> = 1.25 A,                   | -    | 15   | -    | ns   |
| t <sub>r</sub>      | Rise time           | $R_G$ = 4.7 $\Omega$ , $V_{GS}$ = 10 V                              | -    | 7.5  | -    | ns   |
| t <sub>d(off)</sub> | Turn-off delay time | see (Figure 13. Test circuit for resistive load switching times and | -    | 32   | -    | ns   |
| t <sub>f</sub>      | Fall time           | Figure 18. Switching time waveform)                                 | -    | 39   | -    | ns   |

| Symbol                          | Parameter                     | Test conditions   | Min. | Тур. | Max. | Unit |
|---------------------------------|-------------------------------|---|------|------|------|------|
| I <sub>SD</sub>                 | Source-drain current          |   | -    |      | 2.2  | А    |
| I <sub>SDM</sub> <sup>(1)</sup> | Source-drain current (pulsed) |   | -    |      | 8.8  | А    |
| $V_{SD}^{(2)}$                  | Forward on voltage            | $I_{SD}$ = 2.5 A, $V_{GS}$ = 0 V  | -    |      | 1.6  | V    |
| t <sub>rr</sub>                 | Reverse recovery time         | I <sub>SD</sub> = 2.5 A, di/dt = 100 A/µs,  | -    | 584  |      | ns   |
| Q <sub>rr</sub>                 | Reverse recovery charge       | V <sub>DD</sub> = 100 V   | -    | 2.3  |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | (see Figure 15. Test circuit for inductive load switching and diode recovery times) | -    | 8    |      | А    |
| t <sub>rr</sub>                 | Reverse recovery time         | I <sub>SD</sub> = 2.5 A, di/dt = 100 A/µs,  | -    | 628  |      | ns   |
| Q <sub>rr</sub>                 | Reverse recovery charge       | V <sub>DD</sub> = 100 V, T <sub>J</sub> = 150 °C                                    | -    | 2.5  |      | μC   |
| I <sub>RRM</sub>                | Reverse recovery current      | (see Figure 15. Test circuit for inductive load switching and diode recovery times) | -    | 8.1  |      | А    |

## Table 7. Source-drain diode

1. Pulse width limited by safe operating area.

2. Pulsed: pulse duration =  $300 \ \mu$ s, duty cycle 1.5%.





## 2.1 Electrical characteristics (curves)























#### **Test circuits** 3









3.3 µF

 $V_{\text{DD}}$ 

AM01471v1



# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

## 4.1 DPAK (TO-252) type A2 package information



## Figure 19. DPAK (TO-252) type A2 package outline

| Dim. |       | mm    |       |
|------|-------|-------|-------|
| Dim. | Min.  | Тур.  | Max.  |
| А    | 2.20  |       | 2.40  |
| A1   | 0.90  |       | 1.10  |
| A2   | 0.03  |       | 0.23  |
| b    | 0.64  |       | 0.90  |
| b4   | 5.20  |       | 5.40  |
| С    | 0.45  |       | 0.60  |
| c2   | 0.48  |       | 0.60  |
| D    | 6.00  |       | 6.20  |
| D1   | 4.95  | 5.10  | 5.25  |
| E    | 6.40  |       | 6.60  |
| E1   | 5.10  | 5.20  | 5.30  |
| е    | 2.159 | 2.286 | 2.413 |
| e1   | 4.445 | 4.572 | 4.699 |
| Н    | 9.35  |       | 10.10 |
| L    | 1.00  |       | 1.50  |
| L1   | 2.60  | 2.80  | 3.00  |
| L2   | 0.65  | 0.80  | 0.95  |
| L4   | 0.60  |       | 1.00  |
| R    |       | 0.20  |       |
| V2   | 0°    |       | 8°    |

## Table 8. DPAK (TO-252) type A2 mechanical data





## Figure 20. DPAK (TO-252) recommended footprint (dimensions are in mm)

Notes:

1) This footprint is able to ensure insulation up to 630 Vrms (according to CEI IEC 664-1)

2) The device must be positioned within  $\oplus$  0.05 A B

FP\_0068772\_34

## 4.2 DPAK (TO-252) packing information

57



## Figure 21. DPAK (TO-252) tape outline

 Image: Constraint of the sector of field

AM08852v1



## Figure 22. DPAK (TO-252) reel outline



AM06038v1

|      | Таре |      |      | Reel   |      |
|------|------|------|------|--------|------|
| Dim  | m    | າຫ   | Dim  |        | mm   |
| Dim. | Min. | Max. | Dim. | Min.   | Max. |
| A0   | 6.8  | 7    | А    |        | 330  |
| В0   | 10.4 | 10.6 | В    | 1.5    |      |
| B1   |      | 12.1 | С    | 12.8   | 13.2 |
| D    | 1.5  | 1.6  | D    | 20.2   |      |
| D1   | 1.5  |      | G    | 16.4   | 18.4 |
| E    | 1.65 | 1.85 | Ν    | 50     |      |
| F    | 7.4  | 7.6  | Т    |        | 22.4 |
| K0   | 2.55 | 2.75 |      |        |      |
| P0   | 3.9  | 4.1  | Base | e qty. | 2500 |
| P1   | 7.9  | 8.1  | Bull | < qty. | 2500 |
| P2   | 1.9  | 2.1  |      |        |      |
| R    | 40   |      |      |        |      |
| Т    | 0.25 | 0.35 |      |        |      |
| W    | 15.7 | 16.3 |      |        |      |

## Table 9. DPAK (TO-252) tape and reel mechanical data

# **Revision history**

## Table 10. Document revision history

| Date        | Revision | Changes  |
|-------------|----------|--|
| 01-Oct-2013 | 1        | First release.   |
| 13-Apr-2015 | 2        | Document status promoted from preliminary to production data.<br>Updated <i>title</i> and <i>features</i> in cover page.<br>Updated Section 2.1: Electrical characteristics (curves) and Section 4:<br>Package information.<br>Minor text changes. |
| 04-Apr-2023 | 3        | Updated Section 4 Package information<br>Minor text changes.   |



# Contents

| 1   | Elect               | rical ratings                             | .2  |
|-----|---------------------|---|-----|
|     |                     | rical characteristics                     |     |
|     | 2.1                 | Electrical characteristics (curves)       | . 5 |
| 3   | Test o              | circuits                                  | .7  |
| 4   | Package information |   | .8  |
|     | 4.1                 | DPAK (TO-252) type A2 package information | . 8 |
|     | 4.2                 | DPAK (TO-252) packing information.        | 11  |
| Rev | Revision history    |   |     |



### IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved