



**ALPHA & OMEGA**  
SEMICONDUCTOR

# AOT66916L/AOB66916L

100V N-Channel AlphaSGT™

## General Description

- Trench Power AlphaSGT™ technology
- Best in class on-resistance  $R_{DS(ON)}$
- Lowers switching loss by lower Qrr than other MOSFET suppliers
- Optimized voltage spike at SSR application
- RoHS and Halogen-Free Compliant


## Applications

- High frequency switching and synchronous rectification
- BMS
- Motor

## Product Summary

|                                 |         |
|---------------------------------|---------|
| $V_{DS}$                        | 100V    |
| $I_D$ (at $V_{GS}=10V$ )        | 120A    |
| $R_{DS(ON)}$ (at $V_{GS}=10V$ ) | < 3.6mΩ |
| $R_{DS(ON)}$ (at $V_{GS}=6V$ )  | < 4.8mΩ |

100% UIS Tested  
100%  $R_g$  Tested



AOT66916L

AOB66916L

| Orderable Part Number | Package Type | Form        | Minimum Order Quantity |
|-----------------------|--------------|-------------|------------------------|
| AOT66916L             | TO-220       | Tube        | 1000                   |
| AOB66916L             | TO-263       | Tape & Reel | 800                    |

## Absolute Maximum Ratings $T_A=25^\circ C$ unless otherwise noted

| Parameter                               | Symbol         | Maximum    | Units |
|---|----------------|------------|-------|
| Drain-Source Voltage                    | $V_{DS}$       | 100        | V     |
| Gate-Source Voltage                     | $V_{GS}$       | $\pm 20$   | V     |
| Continuous Drain Current <sup>G</sup>   | $I_D$          | 120        | A     |
| $T_C=100^\circ C$                       |                | 120        |       |
| Pulsed Drain Current <sup>C</sup>       | $I_{DM}$       | 450        | A     |
| Continuous Drain Current                | $I_{DSM}$      | 35.5       | A     |
| $T_A=70^\circ C$                        |                | 28.5       |       |
| Avalanche Current <sup>C</sup>          | $I_{AS}$       | 80         | A     |
| Avalanche energy $L=0.1mH$ <sup>C</sup> | $E_{AS}$       | 320        | mJ    |
| Power Dissipation <sup>B</sup>          | $P_D$          | 277        | W     |
| $T_C=100^\circ C$                       |                | 111        |       |
| Power Dissipation <sup>A</sup>          | $P_{DSM}$      | 8.3        | W     |
| $T_A=70^\circ C$                        |                | 5.3        |       |
| Junction and Storage Temperature Range  | $T_J, T_{STG}$ | -55 to 150 | °C    |

## Thermal Characteristics

| Parameter                                  | Symbol          | Typ             | Max  | Units |
|--|-----------------|-----------------|------|-------|
| Maximum Junction-to-Ambient <sup>A</sup>   | $R_{\theta JA}$ | 12              | 15   | °C/W  |
| $t \leq 10s$                               |                 | 50              | 60   | °C/W  |
| Maximum Junction-to-Ambient <sup>A D</sup> | Steady-State    | $R_{\theta JC}$ | 0.35 | °C/W  |
| Maximum Junction-to-Case                   | Steady-State    |                 | 0.45 | °C/W  |

**Electrical Characteristics ( $T_J=25^\circ\text{C}$  unless otherwise noted)**

| Symbol                      | Parameter  | Conditions  | Min | Typ  | Max       | Units            |
|-----------------------------|--|---|-----|------|-----------|------------------|
| <b>STATIC PARAMETERS</b>    |  |   |     |      |           |                  |
| $\text{BV}_{\text{DSS}}$    | Drain-Source Breakdown Voltage                     | $I_D=250\mu\text{A}, V_{GS}=0\text{V}$  | 100 |      |           | V                |
| $I_{\text{DSS}}$            | Zero Gate Voltage Drain Current                    | $V_{DS}=100\text{V}, V_{GS}=0\text{V}$<br>$T_J=55^\circ\text{C}$              |     |      | 1<br>5    | $\mu\text{A}$    |
| $I_{\text{GSS}}$            | Gate-Body leakage current                          | $V_{DS}=0\text{V}, V_{GS}=\pm 20\text{V}$                                     |     |      | $\pm 100$ | nA               |
| $V_{\text{GS(th)}}$         | Gate Threshold Voltage                             | $V_{DS}=V_{GS}, I_D=250\mu\text{A}$   | 2.5 | 2.95 | 3.5       | V                |
| $R_{\text{DS(ON)}}$         | Static Drain-Source On-Resistance                  | $V_{GS}=10\text{V}, I_D=20\text{A}$   |     | 3.0  | 3.6       | $\text{m}\Omega$ |
|                             |  | $T_J=125^\circ\text{C}$   |     | 4.9  | 5.9       |                  |
|                             |  | $V_{GS}=6\text{V}, I_D=20\text{A}$  |     | 3.6  | 4.8       | $\text{m}\Omega$ |
| $g_{\text{FS}}$             | Forward Transconductance                           | $V_{DS}=5\text{V}, I_D=20\text{A}$  |     | 80   |           | S                |
| $V_{\text{SD}}$             | Diode Forward Voltage                              | $I_S=1\text{A}, V_{GS}=0\text{V}$   |     | 0.68 | 1         | V                |
| $I_S$                       | Maximum Body-Diode Continuous Current <sup>G</sup> |   |     |      | 120       | A                |
| <b>DYNAMIC PARAMETERS</b>   |  |   |     |      |           |                  |
| $C_{\text{iss}}$            | Input Capacitance                                  | $V_{GS}=0\text{V}, V_{DS}=50\text{V}, f=1\text{MHz}$                          |     | 6180 |           | pF               |
| $C_{\text{oss}}$            | Output Capacitance                                 |   |     | 1660 |           | pF               |
| $C_{\text{rss}}$            | Reverse Transfer Capacitance                       |   |     | 29   |           | pF               |
| $R_g$                       | Gate resistance                                    | f=1MHz  | 0.7 | 1.5  | 2.3       | $\Omega$         |
| <b>SWITCHING PARAMETERS</b> |  |   |     |      |           |                  |
| $Q_g(10\text{V})$           | Total Gate Charge                                  | $V_{GS}=10\text{V}, V_{DS}=50\text{V}, I_D=20\text{A}$                        |     | 78   |           | nC               |
| $Q_{\text{gs}}$             | Gate Source Charge                                 |   |     | 22   |           | nC               |
| $Q_{\text{gd}}$             | Gate Drain Charge                                  |   |     | 15   |           | nC               |
| $Q_{\text{oss}}$            | Output Charge                                      | $V_{GS}=0\text{V}, V_{DS}=50\text{V}$   |     | 134  |           | nC               |
| $t_{\text{D(on)}}$          | Turn-On Delay Time                                 | $V_{GS}=10\text{V}, V_{DS}=50\text{V}, R_L=2.5\Omega, R_{\text{GEN}}=3\Omega$ |     | 24   |           | ns               |
| $t_r$                       | Turn-On Rise Time                                  |   |     | 18   |           | ns               |
| $t_{\text{D(off)}}$         | Turn-Off Delay Time                                |   |     | 52   |           | ns               |
| $t_f$                       | Turn-Off Fall Time                                 |   |     | 22   |           | ns               |
| $t_{\text{rr}}$             | Body Diode Reverse Recovery Time                   | $I_F=20\text{A}, \text{di}/\text{dt}=500\text{A}/\mu\text{s}$                 |     | 45   |           | ns               |
| $Q_{\text{rr}}$             | Body Diode Reverse Recovery Charge                 | $I_F=20\text{A}, \text{di}/\text{dt}=500\text{A}/\mu\text{s}$                 |     | 287  |           | nC               |

A. The value of  $R_{\text{vJA}}$  is measured with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ . The Power dissipation  $P_{\text{DSM}}$  is based on  $R_{\text{vJA}} \leq 10\text{s}$  and the maximum allowed junction temperature of  $150^\circ\text{C}$ . The value in any given application depends on the user's specific board design.

B. The power dissipation  $P_D$  is based on  $T_{J(\text{MAX})}=150^\circ\text{C}$ , using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Single pulse width limited by junction temperature  $T_{J(\text{MAX})}=150^\circ\text{C}$ .

D. The  $R_{\text{vJA}}$  is the sum of the thermal impedance from junction to case  $R_{\text{vJC}}$  and case to ambient.







E. The static characteristics in Figures 1 to 6 are obtained using <300 $\mu\text{s}$  pulses, duty cycle 0.5% max.






F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of  $T_{J(\text{MAX})}=150^\circ\text{C}$ . The SOA curve provides a single pulse rating.

G. The maximum current rating is package limited.

H. These tests are performed with the device mounted on 1 in<sup>2</sup> FR-4 board with 2oz. Copper, in a still air environment with  $T_A=25^\circ\text{C}$ .

APPLICATIONS OR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 1: On-Region Characteristics (Note E)**

**Figure 2: Transfer Characteristics (Note E)**

**Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)**

**Figure 4: On-Resistance vs. Junction Temperature (Note E)**

**Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)**

**Figure 6: Body-Diode Characteristics (Note E)**

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**







**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**

**Figure 12: Power De-rating (Note F)**

**Figure 13: Current De-rating (Note F)**

**Figure 14: Coss stored Energy**

**Figure 15: Single Pulse Power Rating Junction-to-Ambient (Note H)**

**Figure 16: Normalized Maximum Transient Thermal Impedance (Note H)**

Figure A: Gate Charge Test Circuit &amp; Waveforms




Figure B: Resistive Switching Test Circuit &amp; Waveforms




Figure C: Unclamped Inductive Switching (UIS) Test Circuit &amp; Waveforms




Figure D: Diode Recovery Test Circuit &amp; Waveforms

