## nuvoTon

### **8-BIT MICROCONTROLLER**

#### Table of Contents-

	1	GENERAL DESCRIPTION	4
	2	FEATURES	5
	3	PARTS INFORMATION LIST	6
		3.1 Lead Free (RoHS) Parts information list	6
	4	PIN CONFIGURATION	
	5	PIN DESCRIPTION	
	6	FUNCTIONAL DESCRIPTION	9
		6.1 On-Chip Flash EPROM	9
		6.2 I/O Ports	
		6.3 Serial I/O	9
		6.4 Timers	9
		6.5 Interrupts	9
		6.6 Data Pointers	9
		6.7 Architecture	10
		6.7.1 ALU	10
		6.7.2 Accumulator	-
		6.7.3 B Register	
		6.7.4 Program Status Word:	
		6.7.5 Scratch-pad RAM	
		6.7.6 Stack Pointer 6.8 Power Management	
	7	6.8 Power Management MEMORY ORGANIZATION	
	1	7.1 Program Memory (on-chip Flash)	
		7.1 Program Memory (on-chip Flash) 7.2 Data Memory	
		7.2 Data Memory 7.3 Register Map	
		7.4 Working Registers	
		7.5 Bit addressable Locations	
		7.6 Stack	
	8	SPECIAL FUNCTION REGISTERS	
	9	INSTRUCTION SET	
	NY.	9.1 Instruction Timing	
	10	POWER MANAGEMENT	
		10.1 Idle Mode	
		10.2 Power Down Mode	
	11	RESET CONDITIONS	
		11.1 Sources of reset	
		11.1.1 External Reset	

Publication Release Date: Aug 5, 2010 Revision A02

	11.1.2 Power-On Reset (POR)	61
	11.1.3 Watchdog Timer Reset	61
	11.2 Reset State	61
12	2 INTERRUPTS	
	12.1 Interrupt Sources	
	12.2 Priority Level Structure	
	12.3 Response Time	
	12.4 Interrupt Inputs	
13		
	13.1 Timer/Counters 0 & 1	72
	13.1.1 Time-Base Selection	72
	13.1.2 Mode 0	72
	13.1.3 Mode 1	
	13.1.4 Mode 2	
	13.1.5 Mode 3	
14	1 NVM MEMORY	
15		
	15.1 WATCHDOG CONTROL	
	15.2 CLOCK CONTROL of Watchdog	
16		
	16.1 MODE 0	80
	16.2 MODE 1	81
	16.3 MODE 2	83
	16.4 MODE 3	
	16.5 Framing Error Detection	85
	16.6 Multiprocessor Communications	
17	7 TIME ACCESS PROCTECTION	
18		
19	ANALOG COMPARATORS	
20	I/O PORT CONFIGURATION	
	20.1 Quasi-Bidirectional Output Configuration	
	20.2 Open Drain Output Configuration	
	20.3 Push-Pull Output Configuration	
	20.4 Input Only Configuration	
21	OSCILLATOR	
	21.1 On-Chip RC Oscillator Option	
	21.2 External Clock Input Option	
	21.3 CPU Clock Rate select	
22	2 POWER MONITORING FUNCTION	
	22.1 Power On Detect	
	22.2 Brownout Detect	
23	B PULSE-WIDTH-MODULATED (PWM) OUTPUTS	

# nuvoTon

24	ANAL	OG-TO-E	DIGITAL CONVERTER	102
	24.1	ADC R	esolution and Analog Supply:	103
25	I2C S		ONTROL	
	25.1	SIO Po	vrt	105
	25.2	The I20	C Control Registers:	106
		25.2.1	The Address Registers, I2ADDR	
		25.2.2	The Data Register, I2DAT	
		25.2.3	The Control Register, I2CON	
		25.2.4	The Status Register, I2STATUS	
		25.2.5	The I2C Clock Baud Rate Bits, I2CLK	107
	25.3	Modes	of Operation	108
		25.3.1	Master Transmitter Mode	108
		25.3.2	Master Receiver Mode	108
		25.3.3	Slave Receiver Mode	108
		25.3.4	Slave Transmitter Mode	109
	25.4	Data Ti	ransfer Flow in Five Operating Modes	109
26	ICP(II	N-CIRCU	IT PROGRAM) FLASH PROGRAM	115
27	CONF	IG BITS		116
	27.1	CONFI	G1	116
	27.2	CONFI	G2	117
28	ELEC	TRICAL	CHARACTERISTICS	119
	28.1		te Maximum Ratings	
	28.2		ECTRICAL CHARACTERISTICS	
	28.3		DC Converter DC ELECTRICAL CHARACTERISTICS	
	28.4		OMPARATOR ELECTRICAL CHARACTERISTICS	
	28.5		ECTRICAL CHARACTERISTICS	
	28.6		RNAL CLOCK CHARACTERISTICS	
	28.7		ECIFICATION	
	28.8		I RC OSC Specification	
	28.9		AL APPLICATION CIRCUITS	
29		-	/ENSIONS	-
23	29.1	-	SSOP	
	29.1	•		
			SOP DIP	
30	29.3	·	DIP	
			Publication Release Date: Aug - 3 - Reve	05, 2010 ision A02

#### **1 GENERAL DESCRIPTION**

The N79E825 series are an 8-bit Turbo 51 microcontroller which has an in-system programmable Flash EPROM which Flash EPROM can program by ICP (In Circuit Program) or by **hardware** writer. The instruction set of the N79E825 series are fully compatible with the standard 8052. The N79E825 series contain a **16K/8K/4K/2K** bytes of main Flash EPROM; a **256** bytes of RAM; **256** bytes NVM Data Flash EPROM; two 8-bit bi-directional, one 2-bit bi-directional and bit-addressable I/O ports; two 16-bit timer/counters; 4-channel multiplexed 10-bit A/D convert; 4-channel 10-bit PWM; two serial ports that include a I2C and an enhanced full duplex serial port. These peripherals are supported by 13 sources four-level interrupt capability. To facilitate programming and verification, the Flash EPROM inside the N79E825 series allow the program memory to be programmed and read electronically. Once the code is confirmed, the user can protect the code for security.



#### 2 FEATURES

- Fully static design 8-bit Turbo 51 CMOS microcontroller up to 20MHz when V\_{DD}=4.5V to 5.5V, 12MHz when V\_{DD}=2.7V to 5.5V
- 16K/8K/4K/2K bytes of AP Flash EPROM, with ICP and external writer programmable mode.
- 256 bytes of on-chip RAM.
- **256** bytes NVM Data Flash EPROM for customer data storage used and 10K writer cycles; Data Flash program/erase  $V_{DD}$ =3.0V to 5.5V
- Instruction-set compatible with MCS-51.
- Built-in internal RC oscillator (about 6MHz)
- Two 8-bit bi-directional and one 2-bit bi-directional ports.
- Two 16-bit timer/counters.
- 13 interrupts source with four levels of priority.
- One enhanced full duplex serial port with framing error detection and automatic address recognition.
- The 4 outputs mode and TTL/Schmitt trigger selectable Port.
- Programmable Watchdog Timer.
- Four-channel 10-bit PWM (Pulse Width Modulator).
- Four-channel multiplexed with 10-bits A/D convert.
- One I2C communication port (Master / Slave).
- Eight keypad interrupt inputs.
- Two analog comparators.
- Configurable on-chip oscillator.
- LED drive capability (20mA) on all port pins.
- Brownout voltage detect interrupt and reset.
- Development Tools:
  - JTAG ICE(In Circuit Emulation) tool
  - ICP(In Circuit Programming) writer
- Packages:

N79E825ADG ---- PDIP20 N79E825ASG ---- SOP20 N79E825ARG ---- SSOP20 N79E824ADG ---- PDIP20 N79E824ASG ---- SOP20 N79E823ADG ---- PDIP20 N79E823ASG ---- SOP20 N79E823ARG ---- SSOP20 N79E823ARG ---- PDIP20

- 5 -

## nuvoTon

N79E822ASG ---- SOP20 N79E822ARG ---- SSOP20

#### **3 PARTS INFORMATION LIST**

#### 3.1 Lead Free (RoHS) Parts information list

PART NO.	EPROM FLASH SIZE	RAM	NVM DATA FLASH EPROM	PACKAGE	REMARK
N79E825ADG	16KB	256B	256B	DIP-20 Pin	26
N79E825ASG	16KB	256B	256B	SOP-20 Pin	5
N79E825ARG	16KB	256B	256B	SSOP-20 Pin	ROG
N79E824ADG	8KB	256B	256B	DIP-20 Pin	
N79E824ASG	8KB	256B	256B	SOP-20 Pin	1 Les
N79E824ARG	8KB	256B	256B	SSOP-20 Pin	NYS.
N79E823ADG	4KB	256B	256B	DIP-20 Pin	1
N79E823ASG	4KB	256B	256B	SOP-20 Pin	
N79E823ARG	4KB	256B	256B	SSOP-20 Pin	
N79E822ADG	2KB	256B	256B	DIP-20 Pin	
N79E822ASG	2KB	256B	256B	SOP-20 Pin	
N79E822ARG	2KB	256B	256B	SSOP-20 Pin	

Table 3-1: Lead Free (RoHS) Parts information list

- 6 -

#### **4 PIN CONFIGURATION**



Publication Release Date: Aug 05, 2010 Revision A02

- 7 -

#### **5 PIN DESCRIPTION**

SYMBOL	TYPE	DESCRIPTIONS
RST (P1.5)	Ι	RESET: A low on this pin for two machine cycles while the oscillator is running resets the device.
XTAL1(P2.1)	I/O	CRYSTAL1: This is the crystal oscillator input. This pin may be driven by an external clock or configurable I/O pin.
XTAL2(P2.0)	I/O	CRYSTAL2: This is the crystal oscillator output. It is the inversion of XTAL1 or configurable I/O pin.
VSS	Р	GROUND: Ground potential
VDD	Р	POWER: SUPPLY: Supply voltage for operation.
P0.0-P0.7	I/O	PORT 0: Port 0 is four mode output pin and two mode input. The P0.3~P0.6 are 4-channel input ports (ADC0-ADC3) for ADC used.
P1.0-P1.7	I/O	PORT 1: Port 1 is four mode output pin and two mode input. The P1.2 (SCL) and P1.3 (SDA) is only open drain circuit, and P1.5 only input pin.

\* **TYPE:** P: power, I: input, O: output, I/O: bi-directional, H: pull-high, L: pull-low, D: open-drain. Table 5-1: Pin Description



#### 6 FUNCTIONAL DESCRIPTION

The N79E825 series architecture consist of a 4T 8051 core controller surrounded by various registers, **16K/8K/4K/2K** bytes Flash EPROM, **256** bytes of RAM, **256** bytes NVM Data Flash EPROM, three general purpose I/O ports, two timer/counters, one serial port, one I2C serial I/O, 4 channel PWM with 10-bit counter, 4-channel multiplexed with 10-bit ADC analog input, Flash EPROM program by Writer and ICP.

#### 6.1 On-Chip Flash EPROM

The N79E825 series include one **16K/8K/4K/2K** bytes of main Flash EPROM for application program. A Writer or ICP programming board is required to program the Flash EPROM or NVM Data Flash EPROM.

This ICP (In-Circuit Programming) feature makes the job easy and efficient when the application's firmware needs to be updated frequently. In some applications, the in-circuit programming feature makes it possible for the end-user to easily update the system firmware without opening the chassis.

#### 6.2 I/O Ports

The N79E825 series have two 8-bit and one 2-bit port, up to 18 I/O pins using on-chip oscillator & /RST is input only by reset options. All ports can be used as four outputs mode when it may set by PxM1.y and PxM2.y SFR's registers, it has strong pull-ups and pull-downs, and does not need any external pull-ups. Otherwise it can be used as general I/O port as open drain circuit. All ports can be used bi-directional and these are as I/O ports. These ports are not true I/O, but rather are pseudo-I/O ports. This is because these ports have strong pull-downs and weak pull-ups.

#### 6.3 Serial I/O

The N79E825 series have one serial port that is functionally similar to the serial port of the original 8032 family. However the serial port on the N79E825 series can operate in different modes in order to obtain timing similarity as well. The Serial port has the enhanced features of Automatic Address recognition and Frame Error detection.

#### 6.4 Timers

The N79E825 series have two 16-bit timers that are functionally and similar to the timers of the 8052 family. When used as timers, the user has a choice of 12 or 4 clocks per count that emulates the timing of the original 8052.

#### 6.5 Interrupts

The Interrupt structure in the N79E825 series is slightly different from that of the standard 8052. Due to the presence of additional features and peripherals, the number of interrupt sources and vectors has been increased.

#### 6.6 Data Pointers

The data pointers of N79E825 series are same as 8052 that has dual 16-bit Data Pointers (DPTR) by setting DPS bit at AUXR1.0. The figure of dual DPTR is as below diagram.



#### 6.7 Architecture

The N79E825 series are based on the standard 8052 device. It is built around an 8-bit ALU that uses internal registers for temporary storage and control of the peripheral devices. It can execute the standard 8052 instruction set.

#### 6.7.1 ALU

The ALU is the heart of the N79E825 series. It is responsible for the arithmetic and logical functions. It is also used in decision making, in case of jump instructions, and is also used in calculating jump addresses. The user cannot directly use the ALU, but the Instruction Decoder reads the op-code, decodes it, and sequences the data through the ALU and its associated registers to generate the required result. The ALU mainly uses the ACC which is a special function register (SFR) on the chip. Another SFR, namely B register is also used in Multiply and Divide instructions. The ALU generates several status signals which are stored in the Program Status Word register (PSW).

#### 6.7.2 Accumulator

The Accumulator (ACC) is the primary register used in arithmetic, logical and data transfer operations in the N79E825 series. Since the Accumulator is directly accessible by the CPU, most of the high speed instructions make use of the ACC as one argument.

#### 6.7.3 B Register

This is an 8-bit register that is used as the second argument in the MUL and DIV instructions. For all other instructions it can be used simply as a general purpose register.

#### 6.7.4 Program Status Word:

This is an 8-bit SFR that is used to store the status bits of the ALU. It holds the Carry flag, the Auxiliary Carry flag, General purpose flags, the Register Bank Select, the Overflow flag, and the Parity flag.

#### 6.7.5 Scratch-pad RAM

The N79E825 series have a **256** bytes on-chip scratch-pad RAM. These can be used by the user for temporary storage during program execution. A certain section of this RAM is bit addressable, and can be directly addressed for this purpose.

#### 6.7.6 Stack Pointer

The N79E825 series have an 8-bit Stack Pointer which points to the top of the Stack. This stack resides in the Scratch Pad RAM in the N79E825 series. Hence the size of the stack is limited by the size of this RAM.

#### 6.8 Power Management

Power Management like the standard 8052, the N79E825 series also have the IDLE and POWER DOWN modes of operation. In the IDLE mode, the clock to the CPU is stopped while the timers, serial ports and interrupt lock continue to operate. In the POWER DOWN mode, all clocks are stopped and the chip operation is completely stopped. This is the lowest power consumption state.



#### 7 MEMORY ORGANIZATION

The N79E825 series separate the memory into two separate sections, the Program Memory and the Data Memory. The Program Memory is used to store the instruction op-codes, while the Data Memory is used to store data or for memory mapped devices.

#### 7.1 Program Memory (on-chip Flash)

The Program Memory on the N79E825 series can be up to **16K/8K/4K/2K** bytes long. All instructions are fetched for execution from this memory area. The MOVC instruction can also access this memory region.

#### 7.2 Data Memory

The NVM Data Memory of Flash EPROM on the N79E825 series can be up to **256** bytes long. The N79E825 series read the content of data memory by using "MOVC A, @A+DPTR". To write data is by NVMADDR, NVMDAT and NVMCON SFR's registers.



Figure 7-1: N79E825/824/823/822 Memory Map

#### 7.3 Register Map

As mentioned before the N79E825 series have separate Program and Data Memory areas. The onchip **256** bytes scratch pad RAM is in addition to the internal memory. There are also several Special Function Registers (SFRs) which can be accessed by software. The SFRs can be accessed only by direct addressing, while the on-chip RAM can be accessed by either direct or indirect addressing.



Since the scratch-pad RAM is only **256** bytes it can be used only when data contents are small. There are several other special purpose areas within the scratch-pad RAM. These are described as follows.



Publication Release Date: Aug 05, 2010 Revision A02

FFH       Indirect RAM         00H       Direct RAM         70H       76       78       70       70         70H       76       75       74       79       78         70H       76       75       74       73       72       71       70         70H       66       66       64       63       62       61       60         20H       67       66       56       54       53       52       51       50         20H       67       56       56       54       53       52       51       50         20H       67       56       54       53       52       51       50         20H       67       56       54       53       52       51       50         20H       67       56       54       53       52       51       50         20H       47       46       45       44       33       32       31       30         20H       27       26       26       28       24       23       22       21       20         21H       17       16       15       14											
Print         Direct RAM           30H 2FH         7		FFH					X	2			
Direct RAM         2FH       7F       7E       7D       7C       7B       7A       79       78         2FH       77       76       75       74       73       72       71       70         2DH       6F       6E       6D       6C       6B       6A       69       68         2CH       67       66       65       54       53       52       50         2BH       5F       5E       55       54       53       55       50         2BH       5F       5E       55       54       53       55       50         2BH       4F       4E       4D       4C       4B       44       40         2H       4F       4E       4D       4C       4B       40         2H       2F       2E       2D       2C       2B       2A       29       2B         2H       1F       1E       1D       1C       1B       1A       19       18         2H       2F       2E       2D       2C       2B       2A       29       2B         2H       1F       1E       1D						Indired	ct RAM	1		r	
Direct RAM         2FH       7F       7E       7D       7C       7B       7A       79       78         2FH       77       76       75       74       73       72       71       70         2DH       6F       6E       6D       6C       6B       6A       69       68         2CH       67       66       65       54       53       52       50         2BH       5F       5E       55       54       53       55       50         2BH       5F       5E       55       54       53       55       50         2BH       4F       4E       4D       4C       4B       44       40         2H       4F       4E       4D       4C       4B       40         2H       2F       2E       2D       2C       2B       2A       29       2B         2H       1F       1E       1D       1C       1B       1A       19       18         2H       2F       2E       2D       2C       2B       2A       29       2B         2H       1F       1E       1D										÷.,	
30H         2FH       7F       7E       7D       7C       7B       7A       79       78         2FH       77       76       75       74       73       72       71       70         2FH       6F       6E       6D       6C       6B       6A       69       68         2CH       67       56       55       54       53       52       51       50         2HH       57       56       55       54       53       52       51       50         2HH       4F       4E       4D       4C       4B       4A       49       48         2HH       47       46       45       44       43       42       41       40         2HH       37       36       35       34       33       32       31       30         2H       2F       2E       2D       2C       2B       2A       29       28         2H       17       16       15       14       13       12       11       10         2H       17       16       15       14       13       12       11       10 </td <td></td> <td>80H 7FH</td> <td></td> <td></td> <td></td> <td></td> <td>- 7</td> <td>+</td> <td></td> <td>X</td> <td></td>		80H 7FH					- 7	+		X	
30H         2FH       7F       7E       7D       7C       7B       7A       79       78         2FH       77       76       75       74       73       72       71       70         2FH       6F       6E       6D       6C       6B       6A       69       68         2CH       67       56       55       54       53       52       51       50         2HH       57       56       55       54       53       52       51       50         2HH       4F       4E       4D       4C       4B       4A       49       48         2HH       47       46       45       44       43       42       41       40         2HH       37       36       35       34       33       32       31       30         2H       2F       2E       2D       2C       2B       2A       29       28         2H       17       16       15       14       13       12       11       10         2H       17       16       15       14       13       12       11       10 </td <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>3</td> <td></td>										3	
2FH       7F       7E       7D       7C       7B       7A       79       78         2EH       77       76       75       74       73       72       71       70         2DH       6F       6E       6D       6C       6B       6A       69       68         2CH       67       66       65       64       63       62       61       60         2BH       5F       5E       5D       5C       5B       5A       59       58         2AH       57       56       55       54       53       52       51       50         29H       4F       4E       4D       4C       4B       4A       49       48         28H       37       36       35       34       33       32       31       30         27H       26       25       24       23       22       21       20         28H       27       26       25       24       23       22       21       20         28H       17       16       15       14       13       12       11       10         29H       17						Direc	t RAM			S	183
2EH       77       76       75       74       73       72       71       70         2DH       6F       6E       6D       6C       6B       6A       69       68         2CH       67       66       65       64       63       62       61       60         2BH       5F       5E       5D       5C       5B       5A       59       58         2AH       57       56       55       54       53       52       51       50         2PH       4F       4E       4D       4C       4B       4A       49       48         2BH       37       36       35       34       33       32       31       30         2FH       2E       2D       2C       2B       2A       29       28         2H       17       16       15       14       13       12       11       10         2H       17       16       15       14       13       12       11       10         2H       17       16       15       14       13       12       11       10         2H       0F <t< td=""><td></td><td></td><td></td><td></td><td></td><td>1</td><td></td><td>•</td><td></td><td>53</td><td>AT COL</td></t<>						1		•		53	AT COL
2DH       6F       6E       6D       6C       6B       6A       69       68         2CH       67       66       65       64       63       62       61       60         2BH       5F       5E       5D       5C       5B       5A       59       58         2AH       57       56       55       54       53       52       51       50         29H       4F       4E       4D       4C       4B       4A       49       48         28H       47       46       45       44       43       42       41       40         27H       3F       3E       3D       3C       3B       3A       39       38         26H       37       36       35       34       33       32       31       30         25H       2F       2E       2D       2C       2B       2A       29       28         24H       27       26       25       24       23       22       21       20         21H       0F       0E       0D       0C       0B       0A       09       08         20H											On Dr.
2EH     5F     5E     5D     5C     5B     5A     59     58       2AH     57     56     55     54     53     52     51     50       29H     4F     4E     4D     4C     4B     4A     49     48       28H     47     46     45     44     43     42     41     40       27H     3F     3E     3D     3C     3B     3A     39     38       26H     37     36     35     34     33     32     31     30       25H     2F     2E     2D     2C     2B     2A     29     28       24H     27     26     25     24     23     22     21     20       23H     1F     1E     1D     1C     1B     1A     19     18       22H     17     16     15     14     13     12     11     10       21H     0F     0E     0D     0C     0B     0A     09     08       20H     07     06     05     04     03     02     01     00       1FH     H     Bank 1											SO Sh
2EH     5F     5E     5D     5C     5B     5A     59     58       2AH     57     56     55     54     53     52     51     50       29H     4F     4E     4D     4C     4B     4A     49     48       28H     47     46     45     44     43     42     41     40       27H     3F     3E     3D     3C     3B     3A     39     38       26H     37     36     35     34     33     32     31     30       25H     2F     2E     2D     2C     2B     2A     29     28       24H     27     26     25     24     23     22     21     20       23H     1F     1E     1D     1C     1B     1A     19     18       22H     17     16     15     14     13     12     11     10       21H     0F     0E     0D     0C     0B     0A     09     08       20H     07     06     05     04     03     02     01     00							L				Non the
2AH       57       56       55       54       53       52       51       50         29H       4F       4E       4D       4C       4B       4A       49       48         28H       47       46       45       44       43       42       41       40         27H       3F       3E       3D       3C       3B       3A       39       38         26H       37       36       35       34       33       32       31       30         25H       2F       2E       2D       2C       2B       2A       29       28         24H       27       26       25       24       23       22       21       20         23H       1F       1E       1D       1C       1B       1A       19       18         22H       17       16       15       14       13       12       11       10         21H       0F       0E       0D       0C       0B       0A       09       08         20H       07       06       05       04       03       02       01       00         1FH											20 00
29H       4F       4E       4D       4C       4B       4A       49       48         28H       47       46       45       44       43       42       41       40         27H       3F       3E       3D       3C       3B       3A       39       38         26H       37       36       35       34       33       32       31       30         25H       2F       2E       2D       2C       2B       2A       29       28         24H       27       26       25       24       23       22       21       20         23H       1F       1E       1D       1C       1B       1A       19       18         22H       17       16       15       14       13       12       11       10         21H       0F       0E       0D       0C       0B       0A       09       08         20H       07       06       05       04       03       02       01       00         1FH       Bank 3       3       3       3       3       3       3       3         0H <t< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>On M</td></t<>											On M
27H       3F       3E       3D       3C       3B       3A       39       38         26H       37       36       35       34       33       32       31       30         25H       2F       2E       2D       2C       2B       2A       29       28         24H       27       26       25       24       23       22       21       20         23H       1F       1E       1D       1C       1B       1A       19       18         22H       17       16       15       14       13       12       11       10         21H       0F       0E       0D       0C       0B       0A       09       08         20H       07       06       05       04       03       02       01       00         1FH       Bank 3       Bank 4       Image: State 1       Image: State 1 </td <td></td> <td></td> <td></td> <td>4E</td> <td></td> <td></td> <td></td> <td>4A</td> <td></td> <td>48</td> <td>~~~ (O)</td>				4E				4A		48	~~~ (O)
26H       37       36       35       34       33       32       31       30         25H       2F       2E       2D       2C       2B       2A       29       28         24H       27       26       25       24       23       22       21       20         23H       1F       1E       1D       1C       1B       1A       19       18         22H       17       16       15       14       13       12       11       10         21H       0F       0E       0D       0C       0B       0A       09       08         20H       17       06       05       04       03       02       01       00         1FH       0F       0E       0D       0C       0B       0A       09       08         20H       07       06       05       04       03       02       01       00         1FH           5       5       5       5       5       5       5       5       5       5       5       5       5       5       5		28H	47	46	45	44	43	42	41	40	NO. C
25H     2F     2E     2D     2C     2B     2A     29     28       24H     27     26     25     24     23     22     21     20       23H     1F     1E     1D     1C     1B     1A     19     18       22H     17     16     15     14     13     12     11     10       21H     0F     0E     0D     0C     0B     0A     09     08       20H     07     06     05     04     03     02     01     00       1FH     Bank 3		27H	3F	3E	3D	3C	3B	ЗA	39	38	"B
24H 27 26 25 24 23 22 21 20 23H 1F 1E 1D 1C 1B 1A 19 18 22H 17 16 15 14 13 12 11 10 21H 0F 0E 0D 0C 0B 0A 09 08 20H 07 06 05 04 03 02 01 00 1FH Bank 3 18H 17H 0FH 0FH Bank 1 00H Bank 0			-								0
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$											
22H 17 16 15 14 13 12 11 10 21H 0F 0E 0D 0C 0B 0A 09 08 20H 07 06 05 04 03 02 01 00 1FH Bank 3 18H 17H Bank 2 10H OFH 0FH Bank 1 08H 00H Bank 0											
21H     0F     0E     0D     0C     0B     0A     09     08       20H     07     06     05     04     03     02     01     00       1FH     Bank 3     Bank 2     5     5     5     5     5       18H     Bank 1     Bank 1     5     5     5     5     5       10H     Bank 1     5     5     5     5     5     5       00H     Bank 0     5     5     5     5     5     5											
20H     07     06     05     04     03     02     01     00       1FH     Bank 3     Bank 2     00     00     00       10H     0FH     Bank 1     00       00H     Bank 0     00H							<u> </u>	L			
Bank 3 18H 17H Bank 2 10H 0FH Bank 1 08H 07H Bank 0 00H			-		05		03	02	01	00	
18H       17H       Bank 2       10H       0FH       Bank 1       08H       07H       Bank 0		1FH				Ba					
Bank 2 10H 0FH Bank 1 08H 07H Bank 0 00H		18H				Dai	IK J				
10H       0FH       Bank 1       08H       07H       Bank 0       00H		17H				Bai	nk 2				
Bank 1 08H 07H Bank 0 00H		10H 0FH									
Bank 0 00H						Bai	nk 1				
оон		08H 07H									
		00H				Bai	nk 0				
Figure 7-3: Scratch pad RAM	Sec. 1										
				Figure	e 7-3:	Scrate	ch pad	RAM			
-14-						- 14 -					

#### 7.4 Working Registers

nuvoTon

There are four sets of working registers, each consisting of eight 8-bit registers. These are termed as Banks 0, 1, 2, and 3. Individual registers within these banks can be directly accessed by separate instructions. These individual registers are named as R0, R1, R2, R3, R4, R5, R6 and R7. However, at one time the N79E825 series can work with only one particular bank. The bank selection is done by setting RS1-RS0 bits in the PSW. The R0 and R1 registers are used to store the address for indirect accessing.

#### 7.5 Bit addressable Locations

The Scratch-pad RAM area from location 20h to 2Fh is byte as well as bit addressable. This means that a bit in this area can be individually addressed. In addition some of the SFRs are also bit addressable. The instruction decoder is able to distinguish a bit access from a byte access by the type of the instruction itself. In the SFR area, any existing SFR whose address ends in a 0 or 8 is bit addressable.

#### 7.6 Stack

The scratch-pad RAM can be used for the stack. This area is selected by the Stack Pointer (SP), which stores the address of the top of the stack. Whenever a jump, call or interrupt is invoked the return address is placed on the stack. There is no restriction as to where the stack can begin in the RAM. By default however, the Stack Pointer contains 07h at reset. The user can then change this to any value desired. The SP will point to the last used value. Therefore, the SP will be incremented and then address saved onto the stack. Conversely, while popping from the stack the contents will be read first, and then the SP is decreased.



#### 8 SPECIAL FUNCTION REGISTERS

The N79E825 series uses Special Function Registers (SFRs) to control and monitor peripherals and their Modes. The SFRs reside in the register locations 80-FFh and are accessed by direct addressing only. Some of the SFRs are bit addressable. This is very useful in cases where users wish to modify a particular bit without changing the others. The SFRs that are bit addressable are those whose addresses end in 0 or 8. The N79E825 series contain all the SFRs present in the standard 8052. However some additional SFRs are added. In some cases the unused bits in the original 8052, have been given new functions. The list of the SFRs is as follows.

F8	IP1					S.	2°C	
F0	В						P0ID	IP1H
E8	EIE						32	10,
E0	ACC	ADCCON	ADCH				P)	
D8	WDCON	PWMPL	<b>PWM0L</b>	PWM1L	PWMCON1	PWM2L	PWM3L	PWMCON2
D0	PSW	PWMPH	PWM0H	PWM1H		PWM2H	PWM3H	PWMCON3
C8							NVMCON	NVMDAT
C0	I2CON	I2ADDR					NVMADDR	ТА
B8	IP0	SADEN			I2DAT	I2STATUS	I2CLK	I2TIMER
B0		P0M1	P0M2	P1M1	P1M2	P2M1	P2M2	IP0H
A8	IE	SADDR			CMP1	CMP2		
A0	P2	KBI	AUXR1					
98	SCON	SBUF						
90	P1					DIVM		
88	TCON	TMOD	TL0	TL1	TH0	TH1	CKCON	
80	P0	SP	DPL	DPH				PCON

Table 8-1: Special Function Register Location Table

Note: 1. The SFRs in the column with dark borders are bit-addressable

2. The table is condensed with eight locations per row. Empty locations indicate that these are no registers at these addresses. When a bit or register is not implemented, it will read high.

SYMBOL	DEFINITION	ADDR ESS	MSB LSB			BIT_4	DDRESS	S, SYMB	OL		RESET
IP1	Interrupt priority 1	F8H	(FF) -	(FE) -	(FD) PPWM	(FC) PWDI	(FB) PC2	(FA) PC1	(F9) PKB	(F8) PI2	xx000000E
IP1H	Interrupt high priority 1	F7H	-	-	PPWMH	PWDIH	PC2H	PC1H	PKBH	PI2H	xx000000E
POIDS	Port 0 Digital Input Disable	F6H				$\langle \otimes \rangle$	1	1			00000000
В	B register	F0H	(F7)	(F6)	(F5)	(F4)	(F3)	(F2)	(F1)	(F0)	00000000
EIE	Interrupt enable 1	E8H	(EF) -	(EE) -	(ED) EPWM	(EC) EWDI	(EB) EC2	(EA) EC1	(E9) EKB	(E8) EI2C	xx000000E
ADCH	ADC converter result	E2H	ADC.9	ADC.8	ADC.7	ADC.6	ADC.5	ADC.4	ADC.3	ADC.2	xxxxxxxB
ADCCON	ADC control register	E1H	ADC.1	ADC.0	ADCEX	ADCI	ADCS	RCCLK	AADR1	AADR0	xx000x00E
ACC	Accumulator	E0H	(E7)	(E6)	(E5)	(E4)	(E3)	(E2)	(E1)	(E0)	00000000
PWMCON2	PWM control register 2	DFH	BKCH	BKPS	BPEN	BKEN	PWM3B	PWM2B	PWM1B	<b>PWM0B</b>	00000000
PWM3L	PWM 3 low bits register	DEH	PWM3.7	PWM3.6	PWM3.5	PWM3.4	PWM3.3	PWM3.2	PWM3.1	PWM3.0	00000000
PWM2L	PWM 2 low bits register	DDH	PWM2.7	PWM2.6	PWM2.5	PWM2.4	PWM2.3	PWM2.2	PWM2.1	PWM2.0	00000000
PWMCON1	PWM control register 1	DCH	PWMRUN	load	CF	CLRPWM	PWM3I	PWM2I	PWM1I	PWM0I	00000000
PWM1L	PWM 1 low bits register	DBH	PWM1.7	PWM1.6	PWM1.5	PWM1.4	PWM1.3	PWM1.2	PWM1.1	PWM1.0	00000000
PWM0L	PWM 0 low bits register	DAH	PWM0.7	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.0	00000000
PWMPL	PWM counter low register	D9H	PWMP0.7	PWMP0.6	PWMP0.5	PWMP0.4	PWMP0.3	PWMP0.2	PWMP0.	PWMP0.0	00000000
WDCON	Watch-Dog control	D8H	(DF) WDRUN	(DE) -	(DD) WD1	(DC) WD0	(DB) WDIF	(DA) WTRF	(D9) EWRST	(D8) WDCLR	0x000000
PWMCON3	PWM control register 3	D7H	-	-	-	-	-	-	-	BKF	XXXXXXX
PWM3H	PWM 3 high bits register	D6H	-	-	-	-	-	-	PWM3.9	PWM3.8	xxxxxx00
PWM2H	PWM 2 high bits register	D5H	-	-	-	-	-	-	PWM2.9	PWM2.8	xxxxxx00
PWM1H	PWM 1 high bits register	D3H	-	-	-	-	-	-	PWM1.9	PWM1.8	xxxxxx00
PWM0H	PWM 0 high bits register	D2H	-	-	-	-	-	-	PWM0.9	PWM0.8	xxxxxx00
PWMPH	PWM counter high register	D1H	-	-	-	-	-	-	PWMP0. 9	PWMP0. 8	xxxxxx00
PSW	Program status word	D0H	(D7) CY	(D6) AC	(D5) F0	(D4) RS1	(D3) RS0	(D2) OV	(D1) F1	(D0) P	00000000
NVMDATA	NVM Data	CFH									0000000
NVMCON	NVM Control	CEH	EER	EWR	-	-	-	-	-	-	0000000
ТА	Timed Access Protection	С7Н	TA.7	TA.6	TA.5	TA.4	TA.3	TA.2	TA.1	TA.0	11111111
NVMADDR	NVM address	C6H									0000000
I2ADDR	I2C address1	C1H	ADDR.7	ADDR.6	ADDR.5	ADDR.4	ADDR.3	ADDR.2	ADDR.1	GC	xxxxxx0
I2CON	I2C Control register	СОН	(C7) -	(C6) ENS1	(C5) STA	(C4) STO	(C3) SI	(C2) AA	(C1) -	(C0) -	x00000xx
I2TIMER	I2C Timer Counter register	BFH	-	-	-	-	-	ENTI	DIV4	TIF	00000000
I2CLK	I2C Clock Rate	BEH	I2CLK.7	I2CLK.6	I2CLK.5	I2CLK.4	I2CLK.3	I2CLK.2	I2CLK.1	I2CLK.0	0000000
I2STATUS		BDH									1111000E
I2DAT	1	BCH	I2DAT.7	I2DAT.6	I2DAT.5	I2DAT.4	I2DAT.3	I2DAT.2	I2DAT.1	I2DAT.0	XXXXXXX
SADEN	Slave address mask	B9H									0000000
IP0	Interrupt priority	B8H	(BF) -	(BE) PADC	(BD) PBO	(BC) PS	(BB) PT1	(BA) PX1	(B9) PT0	(B8) PX0	x0000000
IP0H	Interrupt high priority	B7H	-	PADCH	PBOH	PSH	PT1H	PX1H	PT0H	PX0H	x0000000
P2M2	Port 2 output mode 2	B6H	-	-	-	-	-	-	P2M2.1	P2M2.0	xxxxxx00
P2M1	Port 2 output mode 1	B5H	P2S	P1S	P0S	ENCLK	T1OE	T0OE	P2M1.1	P2M1.0	0000000
P1M2	Port 1 output mode 2	B4H	P1M2.7	P1M2.6	-	P1M2.4	P1M2.3	P1M2.2	P1M2.1	P1M2.0	0000000
P1M1	Port 1 output mode 1	B3H	P1M1.7	P1M1.6	-	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0	0000000
P0M2	Port 0 output mode 2	B2H	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0	0000000
P0M1	Port 0 output mode 1	B1H	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0	00000000

Publication Release Date: Aug 05, 2010 Revision A02

RESE           00000000           00000000           00000000           00000000           00000000           00000000           xxxxxx11           xxxxxx11           xxxxxx11           xxxxxx11           xxxxxx11           xxxxxx11           xxxxxx11           xxxxxx11           xxxxxx11           xxxx0000000           000000000           000000000           000000000           000000000           000000000           000000000000000000000000000000000000
0000000 0000000 0000000 0000000 xxxxxx1
0000000 000X00 0000000 xxxxxx1
000X00 0000000 xxxxx1
0000000 xxxxxx1
0000000 xxxxxx1
xxxxxxx
1
000000
000000
111111
xxx00xx
000000
000000
000001 111111

## nuvoTon

#### PORT 0

	•							
Bit:	7	6	5	4	3	2	1	0
	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0
				1.10				

#### Mnemonic: P0

Address: 80h

P0.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

BIT	NAME	FUNCTION
7	P0.7	Timer 1 pin or KBI.7 pin of keypad input.
6	P0.6	CMP1 pin of analog comparator or KBI.6 pin of keypad input.
5	P0.5	CMPREF pin of analog comparator or KBI.5 pin of keypad input.
4	P0.4	CIN1A pin of analog comparator or KBI.4 pin of keypad input.
3	P0.3	CIN1B pin of analog comparator or KBI.3 pin of keypad input.
2	P0.2	BRAKE pin of PWM or CIN2A pin of analog comparator or KBI.2 pin of keypad input.
1	P0.1	PWM0 pin or CIN2B pin of analog comparator or KBI.1 pin of keypad input.
0	P0.0	PWM3 pin or CMP2 pin of analog comparator or KBI.0 pin of keypad input.

Note: The initial value of the port is set by CONFIG1.PRHI bit. The default setting for CONFIG1.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG1.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

#### **STACK POINTER**

Bit:	7	6	5	4	3	2	1	0
	SP.7	SP.6	SP.5	SP.4	SP.3	SP.2	SP.1	SP.0
Mnem	onic: SP						Ac	dress: 81h

Mnemonic: SP

BIT	NAME	FUNCTION
7-0	SP.[7:0]	The Stack Pointer stores the Scratch-pad RAM address where the stack begins. In other words it always points to the top of the stack.

#### DATA POINTER LOW

Bit:	7	6	5	4	3	2	1	0
	DPL.7	DPL.6	DPL.5	DPL.4	DPL.3	DPL.2	DPL.1	DPL.0
Mnem	onic: DPL						A	ddress: 82h

**Mnemonic: DPL** 

BIT	NAME	FUNCTION
7-0	DPL.[7:0]	This is the low byte of the standard 8052 16-bit data pointer.

#### DATA POINTER HIGH

Bit:	7	6	5	4	3	2	1	0
	DPH.7	DPH.6	DPH.5	DPH.4	DPH.3	DPH.2	DPH.1	DPH.0

Mnemonic: DPH

Mnemonic: DPH		dis.	Address: 83h
BIT	NAME	FUNCTION	
7-0	DPH.[7:0]	This is the high byte of the standard 8052 16-bit data pointer. This is the high byte of the DPTR 16-bit data pointer.	

#### **POWER CONTROL**

BIT	NAME				FUNCTION	100	0. V/	1
Mnemo	onic: PCON					-400	· D.	Address: 87h
	SMOD	SMOD0	BOF	POR	GF1	GF0	PD	IDL
Bit:	7	6	5	4	3	2	1	0

7	SMOD	1: This bit doubles the serial port baud rate in mode 1, 2, and 3.
6	SMOD0	<ul> <li>0: Framing Error Detection Disable. SCON.7 (SM0/FE) bit is used as SM0 (standard 8052 function).</li> <li>1: Framing Error Detection Enable. SCON.7 (SM0/FE) bit is used to reflect as</li> </ul>
		Frame Error (FE) status flag.
_	505	0: Cleared by software.
5	BOF	1: Set automatically when a brownout reset or interrupt has occurred. Also set at power on.
4	POR	0: Cleared by software.
4	FOR	1: Set automatically when a power-on reset has occurred.
3	GF1	General purpose user flags.
2	GF0	General purpose user flags.
1	PD	1: The CPU goes into the POWER DOWN mode. In this mode, all the clocks are stopped and program execution is frozen.
0	IDL	1: The CPU goes into the IDLE mode. In this mode, the clocks CPU clock stopped, so program execution is frozen. But the clock to the serial, timer and interrupt blocks is not stopped, and these blocks continue operating.

#### **TIMER CONTROL**

Bit:	7	6	5	4	3	2	1	0
	TF1	TR1	TF0	TR0	IE1	IT1	IE0	ITO
Mnem	nonic: TCC	N						Address: 88h

BIT	NAME	FUNCTION
7	TF1	Timer 1 Overflow Flag. This bit is set when Timer 1 overflows. It is cleared automatically when the program does a timer 1 interrupt service routine. Software can also set or clear this bit.
6	TR1	Timer 1 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
0		
		- 20 -

Continued

BIT	NAME	FUNCTION
5	TF0	Timer 0 Overflow Flag. This bit is set when Timer 0 overflows. It is cleared automatically when the program does a timer 0 interrupt service routine. Software can also set or clear this bit.
4	TR0	Timer 0 Run Control. This bit is set or cleared by software to turn timer/counter on or off.
3	IE1	Interrupt 1 Edge Detect Flag: Set by hardware when an edge/level is detected on $\overline{\text{INT1}}$ . This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
2	IT1	Interrupt 1 Type Control. Set/cleared by software to specify falling edge/ low level triggered external inputs.
1	IE0	Interrupt 0 Edge Detect Flag. Set by hardware when an edge/level is detected on $\overline{\rm INT0}$ . This bit is cleared by hardware when the service routine is vectored to only if the interrupt was edge triggered. Otherwise it follows the inverse of the pin.
0	IT0	Interrupt 0 Type Control: Set/cleared by software to specify falling edge/ low level triggered external inputs.

#### TIMER MODE CONTROL

Bit:	7	6	5	4	3	2	1	0
	GATE	$C/\overline{T}$	M1	MO	GATE	$C/\overline{T}$	M1	MO
	TIMER1				TIMER0			

Mnemonic: TMOD

BIT	NAME	FUNCTION
7	GATE	Gating control: When this bit is set, Timer/counter 1 is enabled only while the $\overline{INT1}$ pin is high and the TR1 control bit is set. When cleared, the $\overline{INT1}$ pin has no effect, and Timer 1 is enabled whenever TR1 control bit is set.
6	C/T	Timer or Counter Select: When clear, Timer 1 is incremented by the internal clock. When set, the timer counts falling edges on the T1 pin.
5	M1	Timer 1 mode select bit 1. See table below.
4	MO	Timer 1 mode select bit 0. See table below.
3	GATE	Gating control: When this bit is set, Timer/counter 0 is enabled only while the $\overline{INT0}$ pin is high and the TR0 control bit is set. When cleared, the $\overline{INT0}$ pin has no effect, and Timer 0 is enabled whenever TR0 control bit is set.
2	C/T	Timer or Counter Select: When clear, Timer 0 is incremented by the internal clock. When set, the timer counts falling edges on the T0 pin.
1	M1	Timer 0 mode select bit 1. See table below.
0	M0	Timer 0 mode select bit 0. See table below.

Address: 89h

M1	MO					MODE					
0	0	Mode 0:	8-bit t	imer/counte	er TLx serve	s as 5-bit pr	e-scale.				
0	1	Mode 1:	16-bit	timer/coun	iter, no pre-s	, no pre-scale.					
1	0	Mode 2:	e 2: 8-bit timer/counter with auto-reload from THx.								
1	1		contro	ol bits. TH		it timer onl	r controlled y controlled				
TIME	R O LSB										
Bit:	7	6		5	4	3	2		0		
	TL0.7	TL0	.6	TL0.5	TL0.4	TL0.3	TL0.2	TL0.1	TL0.0		
Mnem	onic: TL	0						No.	Address		
BIT	NAME					FUNCTIO	N		20		
7-0	TL0.[7:	0] Time	er 0 LS	SB.					(V)		
	R 1 LSB	I									
Bit:	7	6		5	4	3	2	1	0		
	TL1.7	TL1	.6	TL1.5	TL1.4	TL1.3	TL1.2	TL1.1	TL1.0		
Mnem	onic: TL	1					l		Address		
BIT	NAME					FUNCTIO	N				
7-0	TL1.[7:	0] Time	er 1 L	SB.							
TIME	R 0 MSB										
Bit:	7	6		5	4	3	2	1	0		
	TH0.7	THO	).6	TH0.5	TH0.4	TH0.3	TH0.2	TH0.1	TH0.		
Mnem	onic: TH	0							Address		
BIT	NAME					FUNCTIO	N				
7-0	TH0.[7	:0] Tim	er 0 N	ISB.							
TIME	R 1 MSB										
Bit:	7	6		5	4	3	2	1	0		
	TH1.7	TH1	1.6	TH1.5	TH1.4	TH1.3	TH1.2	TH1.1	TH1.		
Mnem	onic: TH	100	ē.,						Address		
BIT	NAME	2 3	20			FUNCTIO	N				
7-0	TH1.[7		er 1 M								

## nuvoTon

#### **CLOCK CONTROL**

Bit:	7	6	5	4	3	2	1	0
	-	-	-	T1M	ТОМ	-	-	-
Mner	nonic: Cł	(CON			- UX	A. C.		Address: 8
BIT	NAME				FUNCTION	2 AU	e	
7-5	-	Reserved.			X	500	25.	
4	T1M		uses a divid	e by 12 clock e by 4 clocks		Nes .	30	2
3	ТОМ		uses a divid	e by 12 clock e by 4 clocks			N AN	10,
2-0	-	Reserved.						20.0
POR	T 1	•						62
Bit:	7	6	5	4	3	2	1	0

#### P1.7

0	0	•	0	-	•	0
P1.6	P1.5	P1.4	P1.3	P1.2	P1.1	P1.0

Mnemonic: P1

Address: 90h

P1.7-0: General purpose Input/Output port. Most instructions will read the port pins in case of a port read access, however in case of read-modify-write instructions, the port latch is read. These alternate functions are described below:

BIT	NAME	FUNCTION
7	P1.7	PWM 2 Pin.
6	P1.6	PWM 1 Pin.
5	P1.5	/RST Pin or Input Pin by alternative.
4	P1.4	/INT1 interrupt.
3	P1.3	/INT0 interrupt or SDA of I2C.
2	P1.2	Timer 0 or SCL of I2C.
21	P1.1	RXD of Serial port.
0	P1.0	TXD of Serial port.

Note: The initial value of the port is set by CONFIG1.PRHI bit. The default setting for CONFIG1.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG1.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

#### **DIVIDER CLOCK**

Bit:	7		6	5	4	3	2	1	0
	DIV	M.7	DIVM.6	DIVM.5	DIVM.4	DIVM.3	DIVM.2	DIVM.1	DIVM.0
Mnem	onic:	DIVM	(O)~	22				Ac	ddress: 95h

Mnemonic: DIVM

Publication Release Date: Aug 05, 2010 Revision A02

SERIAL Bit:	DIVM.[7:0 L <b>PORT C</b> 7 SM0/FE	ONTROL		s clock divid	er of uC R						
Bit:	7	6		VM.[7:0] The DIVM register is clock divider of uC. Refer OSCILLATOR chapter.							
Mnemo				NTROL							
Mnemo	SM0/FE	0144	5	4	3	2	1	0			
r		SM1	SM2	REN	TB8	RB8	ТІ	RI			
	nic: SCO	١				Ke ?	X.	Address: 98			
BIT	NAME	ME FUNCTION									
7	SM0/FE	bit. This bit must be manually cleared in software to clear the FE condition.									
6 SM1 Serial Port mode select bit 1. See table below.								20%			
5	SM2	communica will not be then RI will bit controls 12 clock of to 1, the se	ation feature activated if not be action the serial the oscillate the clock b	e in mode 2 f the receive ivated if a va port clock. I tor. This give ecome divid	and 3. In r d 9th data lid stop bit f set to 0, t es compatil e by 4 of th	node 2 or 3, bit (RB8) is was not rece hen the seria bility with the	if SM2 is s 0. In mode eived. In m al port run standard	e multiprocesses set to 1, then F e 1, if SM2 = node 0, the SM s at a divide b 8052. When so results in faste			
4	REN	synchronous serial communication. Receive enable: 0: Disable serial reception. 1: Enable serial reception.									
3	TB8	This is the 9th bit to be transmitted in modes 2 and 3. This bit is set and cleared by software as desired.									
2	RB8	In modes 2 and 3 this is the received 9th data bit. In mode 1, if $SM2 = 0$ , RB8 is the stop bit that was received. In mode 0 it has no function.									
1	ТІ	Transmit interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or at the beginning of the stop bit in all other modes during serial transmission. This bit must be cleared by software.									
0	RI	Receive interrupt flag: This flag is set by hardware at the end of the 8th bit time in mode 0, or halfway through the stop bits time in the other modes during serial reception. However the restrictions of SM2 apply to this bit. This bit can be cleared only by software.									

## nuvoTon

	SM0, SM1: Mode Select bits								
MODE	SM0	SM1	DESCRIPTION	LENGTH	BAUD RATE				
0	0	0	Synchronous	8	Tclk divided by 4 or 12				
1	0	1	Asynchronous	10	Variable				
2	1	0	Asynchronous	11	Tclk divided by 32 or 64				
3	1	1	Asynchronous	11	Variable				

#### SERIAL DATA BUFFER

Bit:	7	6	5	4	3	2	10	0
	SBUF.7	SBUF.6	SBUF.5	SBUF.4	SBUF.3	SBUF.2	SBUF.1	SBUF.0

Mnemonic: SBUF

BIT	NAME	FUNCTION
7-0	SBUF.[7:0]	Serial data on the serial port is read from or written to this location. It actually consists of two separate internal 8-bit registers. One is the receive resister, and the other is the transmit buffer. Any read access gets data from the receive data buffer, while write access is to the transmit data buffer.

#### PORT 2

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	P2.1	P2.0

Mnemonic: P2

BITNAMEFUNCTION7-2-Reserved1P2.1XTAL1 clock input pin.0P2.0XTAL2 or CLKOUT pin by alternative.

Note: The initial value of the port is set by CONFIG1.PRHI bit. The default setting for CONFIG1.PRHI =1 which the alternative function output is turned on upon reset. If CONFIG1.PRHI is set to 0, the user has to write a 1 to port SFR to turn on the alternative function output.

#### **KEYBOARD INTERRUPT**

Bit:	7	6	5	4	3	2	1	0
a	KBI.7	KBI.6	KBI.5	KBI.4	KBI.3	KBI.2	KBI.1	KBI.0

Mnemonic: KBI

Address: A1h

Address: 99h

Address: A0h

BIT	NAME	FUNCTION
7	KBI.7	1: Enable P0.7 as a cause of a Keyboard interrupt.
6	KBI.6	1: Enable P0.6 as a cause of a Keyboard interrupt.
5	KBI.5	1: Enable P0.5 as a cause of a Keyboard interrupt.
4	KBI.4	1: Enable P0.4 as a cause of a Keyboard interrupt.

# nuvoTon

#### Continued .

NAME	E FUNCTION					
KBI.3	1: Enable P0.3 as a cause of a Keyboard interrupt.					
KBI.2	1: Enable P0.2 as a cause of a Keyboard interrupt.					
KBI.1	1: Enable P0.1 as a cause of a Keyboard interrupt.					
KBI.0	1: Enable P0.0 as a cause of a Keyboard interrupt.					
	KBI.3 KBI.2 KBI.1					

#### **AUX FUNCTION REGISTER 1**

Bit:	7	6	5	4	3	2	1	0
	KBF	BOD	BOI	LPBOV	SRST	ADCEN	0	DPS
Mnem	onic: AUXR'	1			-	3	Ac	dress: A2h

#### Mnemonic: AUXR1

BIT	NAME	FUNCTION
7	KBF	<ul><li>Keyboard Interrupt Flag:</li><li>1: When any pin of port 0 that is enabled for the Keyboard Interrupt function goes low. Must be cleared by software.</li></ul>
6	BOD	Brown Out Disable: 0: Enable Brownout Detect function. 1: Disable Brownout Detect function and save power.
5	BOI	<ul> <li>Brown Out Interrupt:</li> <li>0: Disable Brownout Detect Interrupt function and it will cause chip reset when BOF is set.</li> <li>1: This prevents Brownout Detection from causing a chip reset and allows the Brownout Detect function to be used as an interrupt.</li> </ul>
4	LPBOV	<ul> <li>Low Power Brown Out Detect control:</li> <li>0: When BOD is enable, the Brown Out detect is always turned on by normal run or Power Down mode.</li> <li>1: When BOD is enable, the Brown Out detect circuit is turned on by Power Down mode. This control can help save 15/16 of the Brownout circuit power. When uC is in Power Down mode, the BOD will enable internal RC OSC (2MHz~0.5MHZ)</li> </ul>
3	SRST	Software reset: 1: reset the chip as if a hardware reset occurred.
2	ADCEN	0: Disable ADC circuit. 1: Enable ADC circuit.
1	0	Reserved.
0	DPS	Dual Data Pointer Select 0: To select DPTR of standard 8051. 1: To select DPTR1

#### **INTERRUPT ENABLE**

BIT	NAME				FUNCTION	×				
7	EA	Global e	nable. Enable	e/Disable all interrupts.						
6	EADC	Enable A	DC interrupt.		X	S .2	0			
5	EBO	Enable B	rown Out inte	errupt.		Yar y	20			
4	ES	Enable S	erial Port inte	errupt.		- as				
3	ET1	Enable T	imer 1 interru	upt.		5	b Co	16		
2	EX1	Enable e	Enable external interrupt 1.							
1	ET0	Enable T	Enable Timer 0 interrupt.							
0	EX0	Enable e	Enable external interrupt 0.							
SLAV		6					1	No.		
Bit:	7	6	5	4	3	2	1	0		
	SADDR.7	SADDR.6	SADDR.5	SADDR.4	SADDR.3	SADDR.2	SADDR.1	SADDR.0		
	SADDR./									
Mnem	ionic: SADDR.7	२	1	1			A	ddress: A9h		
Vnem BIT		2		J	FUNCTIO	N	A	ddress: A9h		
-	ionic: SADDI	O1 The S	ADDR shoul		ammed to tl	ne given or				
<b>BIT</b> 7-0	NAME	0] The S serial	port to which	the slave pr	ammed to tl	ne given or		ddress: A9h address for		
<b>ВІТ</b> 7-0 СОМІ	NAME SADDR.[7: PARATOR 1	0] The S serial	oort to which	the slave pr	ammed to th ocessor is d	ne given or lesignated.	broadcast	address for		
<b>BIT</b> 7-0	NAME	0] The S serial	Dort to which	the slave pr	ammed to the constant of the c	ne given or lesignated. 2	broadcast	address for		
BIT 7-0 COMI Bit:	NAME SADDR.[7: PARATOR 1 7 -	0] The S serial	oort to which	the slave pr	ammed to th ocessor is d	ne given or lesignated.	broadcast 1 CO1	address for 0 CMF1		
BIT 7-0 COMI Bit:	NAME SADDR.[7: PARATOR 1	0] The S serial	Dort to which	the slave pr	ammed to the occessor is de 3	ne given or lesignated. 2	broadcast 1 CO1	address for		
BIT 7-0 COMI Bit:	NAME SADDR.[7: PARATOR 1 7 - nonic: CMP1	0] The S serial	Dort to which <b>REGISTER</b> 5 CE1	the slave pr	ammed to the operation of the operation	ne given or lesignated. 2	broadcast 1 CO1	address for 0 CMF1		
BIT 7-0 COMI Bit: Mnem BIT	NAME SADDR.[7: PARATOR 1 7 - nonic: CMP1	0] The S serial 6 -	Dort to which <b>REGISTER</b> 5 CE1 d.	the slave pr	ammed to the occessor is de 3	ne given or lesignated. 2	broadcast 1 CO1	address for 0 CMF1		
BIT 7-0 COMI Bit: Mnem BIT 7	NAME SADDR.[7: PARATOR 1 7 - nonic: CMP1	0] The S serial 6 - Reserved Reserved	Dort to which <b>REGISTER</b> 5 CE1 d.	the slave pr	ammed to the occessor is de 3	ne given or lesignated. 2	broadcast 1 CO1	address for 0 CMF1		
BIT 7-0 Dit: Bit: Mnem BIT 7 6	NAME SADDR.[7: PARATOR 1 7 - nonic: CMP1 NAME - -	0] The S serial 6 - Reserved Reserved Compara	Dort to which <b>REGISTER</b> 5 CE1 d.	the slave pr	ammed to the occessor is de 3	ne given or lesignated. 2	broadcast 1 CO1	address for 0 CMF1		
BIT 7-0 COMI Bit: Mnem BIT 7	NAME SADDR.[7: PARATOR 1 7 - nonic: CMP1	CONTROI 6 - Reserved Reserved Compara 0: Disabl	CE1	the slave pr	ammed to the occessor is described by a second seco	ne given or lesignated. 2 OE1	broadcast	address for 0 CMF1 ddress: ACI		
BIT 7-0 Dit: Bit: Mnem BIT 7 6	NAME SADDR.[7: PARATOR 1 7 - nonic: CMP1 NAME - -	0]       The S serial         CONTROI       6         -       -         Reserved       Reserved         Compara       0: Disabl         1: Enable       first set	CE1	the slave pr	ammed to the occessor is described by a second seco	ne given or lesignated. 2 OE1	broadcast	address for 0 CMF1 ddress: ACI		
BIT 7-0 Dit: Bit: Mnem BIT 7 6	NAME SADDR.[7: PARATOR 1 7 - nonic: CMP1 NAME - -	0] The S serial CONTROI 6 - Reserved Reserved Compara 0: Disabl 1: Enable first so Compara 0: CIN1A	A REGISTER 5 CE1 d. d. d. d. d. d. d. d. d. d. d. d. d.	the slave pr 4 CP1 or. cor. Compara nput select: as the positiv	ammed to the occessor is described as a constraint of the occessor	ne given or lesignated. 2 OE1	broadcast	address for 0 CMF1 ddress: AC		

Address: ADh

## nuvoTon

#### Continued.

BIT	NAME	FUNCTION						
3	CN1	<ul> <li>Comparator negative input select:</li> <li>0: The comparator reference pin CMPREF is selected as the negative comparator input.</li> <li>1: The internal comparator reference Vref is selected as the negative comparator input.</li> </ul>						
2	OE1	Output enable: 1: The comparator output is connected to the CMP1 pin if the comparator is enabled (CE1 = 1). This output is asynchronous to the CPU clock.						
1	CO1	Comparator output: Synchronized to the CPU clock to allow reading by software. Cleared when the comparator is disabled (CE1 = 0).						
0	CMF1	Comparator interrupt flag: This bit is set by hardware whenever the comparator output CO1 changes state. This bit will cause a hardware interrupt if enabled and of sufficient priority. Cleared by software and when the comparator is disabled (CE1 = 0).						

#### **COMPARATOR 2 CONTROL REGISTER**

Bit:	7	6	5	4	3	2	1	0
	-	-	CE2	CP2	CN2	OE2	CO2	CMF2

Mnemonic: CMP2

BIT **FUNCTION** NAME 7 Reserved. -Reserved. 6 -Comparator enable: 0: Disable Comparator. 5 CE2 1: Enabled Comparator. Comparator output need wait stable 10 us after CE2 is first set. Comparator positive input select: 4 CP2 0: CIN2A is selected as the positive comparator input. 1: CIN2B is selected as the positive comparator input. Comparator negative input select: 0: The comparator reference pin CMPREF is selected as the negative 3 CN2 comparator input. 1: The internal comparator reference Vref is selected as the negative comparator input.

BIT	NAME				FUNCTION	1				
		Output er	nable:	6	n. A	5				
2	OE2						pin if the co			
		enable	ed (CE2 = 1	). This outpι	it is asynchr	onous to the	e CPU clock.			
	000		tor output:			XX.				
1	CO2			CPU clock ed (CE2 = 0)		ding by soft	ware. Cleare	ed when the		
		Compara	tor interrupt	flag:		-(1)	50.			
0	CMF2		This bit is set by hardware whenever the comparator output CO2 changes state. This bit will cause a hardware interrupt if enabled and of sufficient priority.							
							nd of suffic $d (CE2 = 0).$			
PORT	0 OUTPUT	MODE 1					- Zez	202		
Bit:	7	6	5	4	3	2	1 2	0		
	P0M1.7	P0M1.6	P0M1.5	P0M1.4	P0M1.3	P0M1.2	P0M1.1	P0M1.0		
Mnem	onic: P0M1						A	Address: B1		
BIT	NAME				FUNCTION	N		19		
7-0	P0M1.[7:0]	To contr	ol the outpu	t configuration	on of P0 bits	[7:0]				
PORT	0 OUTPUT	MODE 2								
Bit:	7	6	5	4	3	2	1	0		
	P0M2.7	P0M2.6	P0M2.5	P0M2.4	P0M2.3	P0M2.2	P0M2.1	P0M2.0		
Mnem	onic: P0M2						A	Address: B2		
BIT	NAME		FUNCTION							
7-0	P0M2.[7:0]	To contr	ol the outpu	t configuration	on of P0 bits	[7:0]				
PORT	1 OUTPUT	MODE 1								
Bit:	7	6	5	4	3	2	1	0		
	P1M1.7	P1M1.6	-	P1M1.4	P1M1.3	P1M1.2	P1M1.1	P1M1.0		
	onic: P1M1						A	Address: B3		
Mnem	OTIC. F HVH									
Mnem BIT	NAME				FUNCTIO	N				
		To contro	ol the outpu	t configuratio						
<b>BIT</b> 7-0	NAME	2	ol the outpu	t configuratio						
<b>BIT</b> 7-0	<b>NAME</b> P1M1.[7:0]	2	ol the outpu	t configuratio			1	0		
BIT 7-0 PORT	NAME P1M1.[7:0] 1 OUTPUT	MODE 2			on of P1 bits	5 [7:0]	1 P1M2.1	0 P1M2.0		

Publication Release Date: Aug 05, 2010 Revision A02

# nuvoTon

BIT	NAME				FUNCTIO	N				
7-0	P1M2.[7	:0] To contro	ol the outp	out configurati	on of P1 bit	s [7:0]				
PORT		IT MODE 1			N/A	N.S.				
Bit:	7	6	5	4	3	2	1	0		
	P2S	P1S	P0S	ENCLK	T1OE	TOOE	P2M1.1	P2M1.0		
Mnem	nonic: P2M	1				Jer.		Address: B5h		
BIT	NAME				FUNCTION	- U	2.20			
7	P2S	<ul><li>0: Disable Schmitt trigger inputs on port 2 and enable TTL inputs on port 2.</li><li>1: Enables Schmitt trigger inputs on Port 2.</li></ul>								
6	P1S		0: Disable Schmitt trigger inputs on port 1 and enable TTL inputs on port 1. 1: Enables Schmitt trigger inputs on Port 1.							
5	P0S		•	ger inputs on ger inputs or	•	enable TTL i	inputs on poi	rt 0		
4	ENCLK	1: Enabled of	clock outpu	ut to XTAL2 p	oin (P2.0)			123		
3	T1OE		•	ggled whenev of the Timer 1			The output	frequency is		
2	TOOE		•	ggled whene of the Timer 0			The output	frequency is		
1	P2M1.1	To control th	ne output o	configuration of	of P2.1.					
0	P2M1.0	To control th	ne output o	configuration of	of P2.0.					
		To control th	ne output o	configuration of	of P2.0.					

#### PORT 2 OUTPUT MODE 2

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	P2M2.1	P2M2.0

	served. control the c	output confi		of P2 bits				
		output confi	iguration	of P2 bits	[1:0]			
.[1:0] To	control the o	output confi	iguration	of P2 bits	[1:0]			
2								
			- 30 -					
				- 30 -	- 30 -	- 30 -	- 30 -	- 30 -

# nuvoTon

	Port Output Configuration Settings:							
PXM1.Y	PXM2.Y	PORT INPUT/OUTPUT MODE						
0	0	Quasi-bidirectional						
0	1	Push-Pull						
1	0	Input Only (High Impedance) P2M1.PxS=0, TTL input P2M1.PxS=1, Schmitt input						
1	1	Open Drain						

#### **INTERRUPT HIGH PRIORITY**

Bit:	7	6	5	4	3	2		0
	-	PADCH	PBOH	PSH	PT1H	PX1H	PT0H	PX0H

Mnemonic: IP0H

BIT	NAME	FUNCTION
7	-	This bit is un-implemented and will read high.
6	PADCH	1: To set interrupt high priority of ADC is highest priority level.
5	PBOH	1: To set interrupt high priority of Brown Out Detector is highest priority level.
4	PSH	1: To set interrupt high priority of Serial port 0 is highest priority level.
3	PT1H	1: To set interrupt high priority of Timer 1 is highest priority level.
2	PX1H	1: To set interrupt high priority of External interrupt 1 is highest priority level.
1	PT0H	1: To set interrupt high priority of Timer 0 is highest priority level.
0	PX0H	1: To set interrupt high priority of External interrupt 0 is highest priority level.

#### **INTERRUPT PRIORITY 0**

Bit:	7	6	5	4	3	2	1	0
	-	PADC	PBO	PS	PT1	PX1	PT0	PX0

Mnemonic: IP

Address: B8h

Address: B7h

BIT	NAME	FUNCTION
7		This bit is un-implemented and will read high.
6	PADC	1: To set interrupt priority of ADC is higher priority level.
5	РВО	1: To set interrupt priority of Brown Out Detector is higher priority level.
4	PS	1: To set interrupt priority of Serial port 0 is higher priority level.
3	PT1	1: To set interrupt priority of Timer 1 is higher priority level.
2	PX1	1: To set interrupt priority of External interrupt 1 is higher priority level.
1	PT0	1: To set interrupt priority of Timer 0 is higher priority level.
		Publication Release Date: Aug 05, 2010 - 31 - Revision A02

0	PX0				ority of Exter	nal interrupt	0 is higher	priority leve	÷I.
			SK EN		6	2	0	4	0
Bit:	7 SADEN.7	6 .SAD	EN.6	5 SADEN.5	4 SADEN.4	3 SADEN.3	2 SADEN.2	1 SADEN.1	0 SADEN.0
Inem	onic: SADE			ONDEN.S	UNDEN.4	ONDEN.0	ONDEN.2		Address: B9h
BIT						FUNCTIO	N		
7-0	SADEN [7:	0]	port 0. will be bit beo Autom	When a bit compared comes a "d atic Address	in the SADI with the inco lon't care" i s Recognitio	EN is set to oming serial n the comp n feature of	1, the same data. Wher parison. Thi	e bit locatio SADEN is s register port 0. Whe	of the Serial n in SADDR s 0, then the enables the n all the bits
2C D/	ATA REGIS	TER							
Bit:	7	6		5	4	3	2	1	0
	I2DAT.7	I2DA	AT.6	I2DAT.5	I2DAT.4	I2DAT.3	I2DAT.2	I2DAT.1	I2DAT.0
Vnem	onic: I2DAT							ŀ	Address: BCh
	NAME					FUNCTION	J		
BIT									
<b>BIT</b> 7-0	12DAT.[7:0	)] Th	ne data	register of	I2C.		•		
7-0		-		register of	I2C.		•		
7-0	I2DAT.[7:0	-		register of	12C.	3	2	1	0
7-0 2 <b>C S</b> T	I2DAT.[7:0	SISTE						1 B1	0 B0
7-0 1 <b>2C S</b> T Bit:	12DAT.[7:0 TATUS REG 7	6 B6		5	4	3	2	B1	
7-0 2 <b>C S</b> Bit:	12DAT.[7:0 TATUS REG 7 B7	6 B6 TUS	R	5 B5	4 B4	3	2 B2	B1	B0
7-0 I <b>2C S</b> T Bit: Mnem	I2DAT.[7:0 TATUS REG 7 B7 nonic: I2STA	BISTE 6 B6 TUS	R The The cont I2ST I2ST state code and In ac STA fram	5 B5 status regis three least ain the sta ATUS con ATUS valu- es is entere is present is still prese ddition, state RT or STOI e. Example	4 B4 ter of I2C: significant b atus code. tains F8H, es correspon d, a status in I2STATUS ent one mac es 00H stan P condition i	3 B3 FUNCTION bits are alway There are no serial nd to define interrupt is S one mach hine cycle a ds for a Bus s present a position are	2 B2 ON Ays 0. The fi 23 possible interrupt is ed I2C state requested ( ine cycle afte ine cycle afte ine cycle afte ine cycle afte is Error. A Bu t an illegal p e during the	B1 Ve most sig e status co requested s. When ea SI = 1). A er SI is set been reset us Error oc position in t	B0
7-0 2C ST Bit: Mnem BIT 7-0	I2DAT.[7:0 TATUS REG 7 B7 nonic: I2STA NAME	6 B6 TUS	R The The cont I2ST I2ST state code and In ac STA fram addr	5 B5 status regis three least ain the sta ATUS con ATUS values is entere is still prese ddition, state RT or STOI ie. Example ress byte, a	4 B4 ter of I2C: significant b atus code. tains F8H, es correspoi d, a status in I2STATUS ent one mac es 00H stan P condition i e of illegal	3 B3 FUNCTION bits are alway There are no serial nd to define interrupt is S one mach hine cycle a ds for a Bus s present a position are	2 B2 ON Ays 0. The fi 23 possible interrupt is ed I2C state requested ( ine cycle afte ine cycle afte ine cycle afte ine cycle afte is Error. A Bu t an illegal p e during the	B1 Ve most sig e status co requested s. When ea SI = 1). A er SI is set been reset us Error oc position in t	B0 Address: BDh gnificant bits odes. When d. All other ach of these valid status by hardware by software. curs when a he formation
7-0 2C ST Bit: Mnem BIT 7-0	I2DAT.[7:0 TATUS REG 7 B7 nonic: I2STA NAME I2STATUS	6 B6 TUS	R The The cont I2ST I2ST state code and In ac STA fram addr	5 B5 status regis three least ain the sta ATUS con ATUS values is entere is still prese ddition, state RT or STOI ie. Example ress byte, a	4 B4 ter of I2C: significant b atus code. tains F8H, es correspoi d, a status in I2STATUS ent one mac es 00H stan P condition i e of illegal	3 B3 FUNCTION bits are alway There are no serial nd to define interrupt is S one mach hine cycle a ds for a Bus s present a position are	2 B2 ON Ays 0. The fi 23 possible interrupt is ed I2C state requested ( ine cycle afte ine cycle afte ine cycle afte ine cycle afte is Error. A Bu t an illegal p e during the	B1 Ve most sig e status co requested s. When ea SI = 1). A er SI is set been reset us Error oc position in t	B0 Address: BDh gnificant bits odes. When d. All other ach of these valid status by hardware by software. curs when a he formation

## nuvoTon

BIT	NAME	FUNCTION
7-0	I2CLK.[7:0]	The I2C clock rate bits.

#### **I2C TIMER COUNTER REGISTER**

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	ENTI	DIV4	TIF
Mnem	onic: I2TIME	R				Yak Y	Ac	ddress: BFh

BIT	NAME	FUNCTION
7~3	-	Reserved.
		Enable I2C 14-bits Timer Counter: 0: Disable 14-bits Timer Counter count.
2	ENTI	<ol> <li>Disable 14-bits Timer Counter count.</li> <li>Enable 14-bits Timer Counter count. After enable ENTI and ENSI, the 14-bit counter will be counted. When SI flag of I2C is set, the counter will stop to count and 14-bits Timer Counter will be cleared.</li> </ol>
1	DIV4	<ul><li>I2C Timer Counter clock source divide function:</li><li>0: The 14-bits Timer Counter source clock is Fosc clock.</li><li>1: The 14-bits Timer Counter source clock is divided by 4.</li></ul>
0	TIF	<ul> <li>The I2C Timer Counter count flag:</li> <li>0: The 14-bits Timer Counter is not overflow.</li> <li>1: The 14-bits Timer Counter is overflow. Before enable I2C Timer (both ENTI, ENSI = [1,1]) the SI must be cleared. If I2C interrupt is enabled. The I2C interrupt service routine will be executed. This bit is cleared by software.</li> </ul>

#### **I2C CONTROL REGISTER**

Bit:	7	6	5	4	3	2	1	0
	-	ENS1	STA	STO	SI	AA	-	-

#### Mnemonic: I2CON

BIT	NAME	FUNCTION
7		Reserved.
6	ENS1	<ul> <li>0: Disable I2C Serial Function. The SDA and SCL output are in a high impedance state. SDA and SCL input signals are ignored, I2C is not in the addressed slave mode or it is not addressable, and STO bit in I2CON is forced to "0". No other bits are affected. P1.2 (SCL) and P1.3 (SDA) may be used as open drain I/O ports.</li> <li>1: Enable I2C Serial Function. The P1.2 and P1.3 port latches must be to logic 1.</li> </ul>

Address: C0h

Continue	d

	BIT	NAME	FUNCTION
	5	STA	<ul> <li>The START flag.</li> <li>0: The STA bit is reset, no START condition or repeated START condition will be generated.</li> <li>1: The STA bit is set to enter a master mode. The I2C hardware checks the status of I2C bus and generates a START condition if the bus is free. If bus is not free, then I2C waits for a STOP condition and generates a START condition after a delay. If STA is set while I2C is already in a master mode and one or more bytes are transmitted or received, I2C transmits a repeated START condition. STA may be set any time. STA may also be set when I2C interface is an addressed slave mode.</li> </ul>
	4	STO	The bit STO bit is set while I2C is in a master mode. A STOP condition is transmitted to the I2C bus. When the STOP condition is detected on the bus, the I2C hardware clears the STO flag. In a slave mode, the STO flag may be set to recover from a bus error condition. In this case, no STOP condition is transmitted to the I2C bus. However, the I2C hardware behaves as if a STOP condition has been received and it switches to the not addressable slave receiver mode. The STO flag is automatically cleared by hardware. If the STA and STO bits are both set, then a STOP condition is transmitted to the I2C bus if I2C is in a master mode (in a slave mode, I2C generates an internal STOP condition which is not transmitted). I2C then transmits a START condition.
	3	SI	<ul> <li>0: When the SI flag is reset, no serial interrupt is requested, and there is no stretching on the serial clock on the SCL line.</li> <li>1: When a new SIO state is present in the I2STATUS register, the SI flag is set by hardware, and, if the EA and EI2C(EIE.0) bits are both set, an I2C interrupt is requested when SI is set. Only one state that does not cause SI is set is I2STATUS=F8H, which indicates that no relevant state information is available. When SI is set, the low level cycle of the serial clock on the SCL line is stretched, and the serial transfer is suspended. The high level cycle on the SCL line is unaffected by the serial interrupt flag. SI must be cleared by software.</li> </ul>
Rel ar 7	2	AA	<ul> <li>The Assert Acknowledge Flag</li> <li>0: A not acknowledge (high level to SDA) will be returned during the acknowledge clock pulse on SCL when: 1) A data has been received while SIO is in the master receiver mode. 2) A data byte has been received while SIO is in the addressed slave receiver mode.</li> <li>1: An acknowledge (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when: 1) The own slave address has been received. 2) A data byte has been receiver wode. 3) A data byte has been received while SIO is in the master receiver mode. 4) The General Call address has been received while the general call bit (GC) in I2ADDR is set.</li> </ul>
	1	- 4	Reserved.
	0	-	Reserved.

I2ADDR NAME 2ADDR.[	E	12C /			122			GC
		12C /					А	ddres
2ADDR.[	[7:1]	12C /			FUNCTIO	ON		
2ADDR.[	[7:4]		Address reg	ister:	X	NY JA		
	.[7.1]	SFR In th	. The conter e slave moo J's own add	nt of this reg de, the seve	m and write gister is irrel n most sign C hardware	evant when ificant bits n	I2C is in manust be load	aster led v
		Gene	eral Call Fur	nction.			"LON"	2
ЭС								
RESS	L							Z
6	6	4	5	4	3	2	1	0
DDR.7 NV	VMADE	DR.6	NVMADDR.5	NVMADDR.4	NVMADDR.3	NVMADDR.2	NVMADDR.1	NVM
NVMAD	DDR						A	ddre
NAME					FUNCTI	ON		
NAME MADDR.		The	NVM addre register inc e memory s	licates NVM	FUNCTIO		rte address	
		The	register inc	licates NVM			rte address	
MADDR.		The	register inc	licates NVM			rte address	
MADDR.	8.[7:0]	The code	register inc e memory s	licates NVM pace.	data memo	ory of low by		on C
MADDR.	8.[7:0] 6	The code	register inc e memory s	licates NVM pace.	data memo	pry of low by	1 TA.1	on O 0 TA
MADDR. CESS	8.[7:0] 6	The code	register inc e memory s	licates NVM pace.	data memo	pry of low by	1 TA.1	on O
MADDR. CESS 7 TA	6 TA.6 The prote follow	Timeo Timeo Timeo tected	5 TA.5 d Access reg d Access reg bits, the use y a write of	4 TA.4 gister: egister cont or must first 55H to TA.	data memo 3 TA.3	2 TA.2 Cess to proportion the TA. The	1 TA.1 A tected bits. is must be i ed in the pro-	0 0 TA ddre: To : mme otect
MADDR. CESS 7 TA AME	6 TA.6 The prote follow	Timeo Timeo Timeo tected	5 TA.5 d Access reg d Access reg bits, the use y a write of	4 TA.4 gister: egister cont or must first 55H to TA.	data memo 3 TA.3 FUNCTION rols the act write AAH to Now a wind	2 TA.2 Cess to proportion the TA. The	1 TA.1 A tected bits. is must be i ed in the pro-	0 0 TA ddre: To : mme otect
MADDR. CESS 7 TA AME [7:0] TROL	6 TA.6 The prote follow	Timeo Timeo Timeo tected	5 TA.5 d Access reg d Access reg bits, the use y a write of	4 TA.4 gister: egister cont or must first 55H to TA.	data memo 3 TA.3 FUNCTION rols the act write AAH to Now a wind	2 TA.2 Cess to proportion the TA. The	1 TA.1 A tected bits. is must be i ed in the pro-	0 0 TA ddre: To a mme otect
RI .D	E <b>SS</b> 6 DR.7 N	E <b>SS</b> 6	C 0: Di 1: Er E <b>SS</b> 6 DR.7 NVMADDR.6	C 0: Disable Gene 1: Enable Gener ESS 6 5 DR.7 NVMADDR.6 NVMADDR.5	1: Enable General Call Fund ESS 6 5 4 DR.7 NVMADDR.6 NVMADDR.5 NVMADDR.4	C 0: Disable General Call Function. 1: Enable General Call Function. ESS 6 5 4 3 DR.7 NVMADDR.6 NVMADDR.4 NVMADDR.3	C 0: Disable General Call Function. 1: Enable General Call Function. ESS 6 5 4 3 2 DR.7 NVMADDR.6 NVMADDR.5 NVMADDR.4 NVMADDR.3 NVMADDR.2	0: Disable General Call Function.         1: Enable General Call Function.         ESS         6       5       4       3       2       1         DR.7       NVMADDR.6       NVMADDR.4       NVMADDR.3       NVMADDR.1

BIT	NAME			F	UNCTION				
		NVM page(i 0: Without e		age(n).	bà (	S			
7	EER	have 64 will autor program	bytes data matic enable counter will t instruction	memory. Be page area halt at this	efore select after set th instruction.	NVM has 4 page by N <sup>1</sup> is bit, the pa After finished IVM page's	VMADDR re age will be e d, program e	egister that erased and counter will	
		NVM data write bit:							
6	EWR	0: Without write NVM data.							
U						counter will ept next inst			
5-0	-	Reserved					10	200	
	DATA							202 C	
Bit:	7	6	5	4	3	2	1	0	
	NVMDAT.7	NVMDAT.6	NVMDAT.5	NVMDAT.4	NVMDAT3	NVMDAT.2	NVMDAT.1	NVMDAT.0	
Mnem	onic: NVME	ATA					Ac	ddress: CFh	

BIT	NAME	FUNCTION
7~0	NVMDAT.[7:0]	The NVM data write register. The read NVM data is by MOVC instruction.

#### **PROGRAM STATUS WORD**

Bit:	7	6	5	4	3	2	1	0
	CY	AC	F0	RS1	RS0	OV	F1	Р

Address: D0h

Mnemonic: PSW

BIT	NAME	FUNCTION
		Carry flag:
7	CY	Set for an arithmetic operation which results in a carry being generated from the ALU. It is also used as the accumulator for the bit operations.
2	G.	ALU. It is also used as the accumulator for the bit operations.
		- 36 -
		- 36 -
### nuvoTon

Continu	ed								
BIT	NAME		FUNCTION						
6	AC	Auxiliary ca Set when th	rry: ne previous operation resulted in a c	carry from the high order nibble.					
5	F0	User flag 0 The Genera	al purpose flag that can be set or cle	eared by the user.					
4~3	RS1~RS0	Register ba	nk select bits.	80 M					
2	OV		ag: carry was generated from the seven he previous operation, or vice-versa						
1	F1	User Flag 1 The Genera	: al purpose flag that can be set or cle	eared by the user software.					
0	Р	Parity flag: Set/cleared	by hardware to indicate odd/even r	number of 1's in the accumulator.					
			RS.1-0: Register Bank Selection E	Bits:					
F	RS1	RS0	REGISTER BANK	ADDRESS					

RS1	RS0	REGISTER BANK	ADDRESS
0	0	0	00-07h
0	1	1	08-0Fh
1	0	2	10-17h
1	1	3	18-1Fh

#### **PWMP COUNTER HIGH BITS REGISTER**

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	-	-	PWMP.9	PWMP.8

Mnemonic: PWMPH

BIT	NAME	FUNCTION
7-2	-	Reserved.
1-0	PWMP.[9:8]	The PWM Counter Register bits 9~8.

#### **PWM 0 HIGH BITS REGISTER**

Bit:	7	6	5	4	3	2	1	0
G	22 0	1	-	-	-	-	PWM0.9	PWM0.8

#### Mnemonic: PWM0H

BIT	NAME	FUNCTION
7~2	- ~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Reserved.
1~0	PWM0.[9:8]	The PWM 0 High Bits Register bit 9~8.

Address: D1h

Address: D2h

Bit:	7	6	5	4	3	2	1	0
	-	-	-	-	100	3- <u>-</u>	PWM1.9	PWM1
-	onic: PWM1	H			- X	2 Rue	A	ddress:
BIT	NAME				FUNCTIO	ON	6	
7~2	-	Reser				YQL	22	
1~0	PWM1.[9:	8] The P	WM 1 High	Bits Registe	r bit 9~8.	-00	5	
PWM	2 HIGH BIT	S REGIST	ER					
Bit:	7	6	5	4	3	2	Sa C	0
	-	-	-	-	-	-	PWM2.9	PWM2
Mnem	onic: PWM2	2H					A	ddress:
BIT	NAME				FUNCTIO	ON		292
7~2	-	Reser	ved.					NY I
1~0	PWM2.[9:	8] The P	WM 2 High	Bits Registe	r bit 9~8.			0
PWM	3 HIGH BIT	S REGIST	ER					
Bit:	7	6	5	4	3	2	1	0
2	-	-	-	-	-	-	PWM3.9	PWM3
Mnem	Ionic: PWM3	<u>і</u> зн						ddress:
BIT	NAME				FUNCTIO			
7~2	-	Reser	ved					
1~0	PWM3.[9:			Bits Registe	r hit 0 0			
	_	-	-		a Dit 9~0.			
PWM	CONTROL	REGISTE	R 3					
	7	6	5	4	3	2	1	0
Bit:				-	-	-	-	BKF
	-	-	-					
Bit: Mnerr	- nonic: PWM0		-				A	ddress:
Bit: Mnerr	- nonic: PWM0 NAME		ION				Α	ddress:
Bit: Mnerr	111						A	Address:
Bit: Mnem BIT	NAME -	FUNCT Reserve	ed. ernal brake				A	Address:
Bit: Mnem BIT	NAME	FUNCT Reserve The exte 0: The F	ed. ernal brake PWM is not	brake.				
Bit: Mnem BIT 7-6	NAME -	FUNCT Reserve The exte 0: The F	ed. ernal brake PWM is not	brake.	al brake pin.	It will be clea	A ared by softw	vare.
Bit: Mnem BIT 7-6 0	NAME -	FUNCT Reserve The extension 0: The F 1: The F	ed. ernal brake PWM is not	brake.	al brake pin.	It will be clea		
Bit: Mnem BIT 7-6 0	NAME - BKF	FUNCT Reserve The extension 0: The F 1: The F	ed. ernal brake PWM is not	brake.	al brake pin.	It will be clea		

### nuvoTon

BIT	NAME				FUNCTION					
7	WDRUN	0: The Wa 1: The Wa	•	• •						
6	-	Reserved	Reserved.							
5	WD1		Watchdog Timer Time-out Select bits. These bits determine the time-out period of the watchdog timer. The reset time-out period is 512 clocks longer than the							
		of the wat watchdog			e reset time-out period	I IS 512 CIOCKS longer	than the			
			WD1	WD0	Interrupt time-out	Reset time-out				
4	WD0		0	0	2 <sup>17</sup>	2 <sup>17</sup> + 512				
			0	1	2 <sup>20</sup>	2 <sup>20</sup> + 512				
			1	0	2 <sup>23</sup>	2 <sup>23</sup> + 512	6			
			1	1	2 <sup>26</sup>	2 <sup>26</sup> + 512	No.			
3	WDIF	has ela 1: If the w	apsed. T atchdog	his bit m interrup	nabled, then this bit in hust be cleared by soft ot is enabled, hardwar has occurred.	ware.	NY2			
2	WTRF	can rea bit. Thi	are will s ad it but is bit hel	set this b must c lps softw	ag bit when the watchdog lear it manually. A po vare in determining the will have no affect on t	wer-fail reset will also e cause of a reset. If	clear the			
1	EWRST	0: Disable 1: Enable		•						
0	WDCLR	resetting EWRST b	elps in p the wat before tir er that a	butting th tchdog me-out v watchd	he watchdog timer inte timer before a time-o vill cause an interrupt, og timer reset will be g ware.	out occurs. Failing t if EWDI (EIE.4) is se	to set the t, and 512			

The WDCON SFR is set to 0x000000B on a reset. WTRF (WDCON.2) is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF (WDCON.2) is not altered by an external reset. EWRST (WDCON.1) is set to 0 on a Power-on reset, reset pin reset, and Watch Dog Timer reset.

All the bits in this SFR have unrestricted read access. WDRUN, WD0, WD1, EWRST, WDIF and WDCLR require Timed Access procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register description.

	TA	REG		C7H				
	WDCON	REG		D8H	h			
	MOV		#AAH		; Fo acc	ess protect	ed bits	
	MOV		#55H		COD.			
	SETB		CON.0	00000		watchdog ti		
	ORL MOV		CON, #0011 #∧∧⊔	UUUUB	; Select	26 bits wate	chaog timer	
	MOV		#AAH #55H					
	ORL		#55n CON, #0000	0010B	· Enable	e watchdog		
					, בוומטופ	= watchuog	25 6	5.
							K ~ V	R
Bit:	7	6	5	4	3	2	120	0
	PWMP.7	PWMP.6	PWMP.5	PWP.4	PWMP.3	PWMP.2	PWMP.1	PWMP.1
Mnem	onic: PWMPI	<u> </u>					A	ddress: D
BIT	NAME				FUNCTION	N		(3)
7~0	PWMP.[7:0	] PWM C	Counter Low	Bits Registe	r.			
PWMO	LOW BITS	REGISTER	2					1.8
-						0	4	0
Bit <sup>.</sup>	7	6	5	4	3	2		0
Bit:	7 PWM0 7	6 PWM0.6	5 PWM0.5	4 PWM0.4	3 PWM0.3	2 PWM0.2	1 PWM0 1	0 PWM0 1
	PWM0.7	PWM0.6	5 PWM0.5	4 PWM0.4	3 PWM0.3	PWM0.2	PWM0.1	PWM0.1
Mnem	PWM0.7 onic: PWM0L	PWM0.6			PWM0.3	PWM0.2	PWM0.1	PWM0.1
Mnem BIT	PWM0.7 onic: PWM0L NAME	PWM0.6	PWM0.5	PWM0.4		PWM0.2	PWM0.1	PWM0.1
Mnem	PWM0.7 onic: PWM0L	PWM0.6		PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.1
Mnem BIT 7~0	PWM0.7 onic: PWM0L NAME	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.1
Mnem BIT 7~0	PWM0.7 onic: PWM0L NAME PWM0.[7:0	PWM0.6	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.1
Mnem BIT 7~0 PWM1	PWM0.7 onic: PWM0L NAME PWM0.[7:0 LOW BITS	PWM0.6 ] PWM 0 REGISTER	PWM0.5	PWM0.4	PWM0.3	PWM0.2	PWM0.1	PWM0.1 ddress: D
Mnem BIT 7~0 PWM1 Bit:	PWM0.7 onic: PWM0L NAME PWM0.[7:0 LOW BITS 7	PWM0.6	PWM0.5 Low Bits Re 5	PWM0.4 egister.	PWM0.3 FUNCTION	2 PWM0.2	PWM0.1 A 1 PWM1.1	PWM0.1 ddress: D 0 PWM1.0
Mnem BIT 7~0 PWM1 Bit:	PWM0.7 onic: PWM0L NAME PWM0.[7:0 LOW BITS 7 PWM1.7 onic: PWM1L	PWM0.6	PWM0.5 Low Bits Re 5	PWM0.4 egister.	PWM0.3 FUNCTION 3 PWM1.3	PWM0.2	PWM0.1 A 1 PWM1.1	PWM0.1 ddress: D 0 PWM1.0
Mnem BIT 7~0 PWM1 Bit: Mnem BIT	PWM0.7 onic: PWM0L NAME PWM0.[7:0 LOW BITS 7 PWM1.7 onic: PWM1L NAME	PWM0.6	PWM0.5	PWM0.4 egister. 4 PWM1.4	PWM0.3 FUNCTION	PWM0.2	PWM0.1 A 1 PWM1.1	PWM0.1 ddress: D 0 PWM1.0
Mnem BIT 7~0 PWM1 Bit: Mnem BIT 7~0	PWM0.7 onic: PWM0L NAME PWM0.[7:0 LOW BITS 7 PWM1.7 onic: PWM1L NAME PWM1.[7:0	PWM0.6	PWM0.5	PWM0.4 egister. 4 PWM1.4	PWM0.3 FUNCTION 3 PWM1.3	PWM0.2	PWM0.1 A 1 PWM1.1	PWM0.1 ddress: D
Mnem BIT 7~0 PWM1 Bit: Mnem BIT 7~0 PWM	PWM0.7           onic: PWM0L           NAME           PWM0.[7:0]           LOW BITS           7           PWM1.7           onic: PWM1.7           PWM1.7           ONIC: PWM1.7           ONIC: PWM1.7	PWM0.6	PWM0.5 Low Bits Re 5 PWM1.5 Low Bits Re 1	PWM0.4 egister. 4 PWM1.4 egister.	PWM0.3 FUNCTION 3 PWM1.3 FUNCTION	PWM0.2	PWM0.1 A 1 PWM1.1 A	PWM0.1 ddress: D 0 PWM1.0 ddress: D
Mnem BIT 7~0 PWM1 Bit: Mnem BIT 7~0	PWM0.7           onic: PWM0L           NAME           PWM0.[7:0           LOW BITS           7           PWM1.7           onic: PWM1L           NAME           PWM1.7           ONIC: PWM1L           CONTROL R           7	PWM0.6	PWM0.5	PWM0.4 egister. 4 PWM1.4	PWM0.3 FUNCTION 3 PWM1.3	PWM0.2	PWM0.1 A 1 PWM1.1	PWM0.1 ddress: D 0 PWM1.0
Mnem BIT 7~0 PWM1 Bit: Mnem BIT 7~0 PWM	PWM0.7           onic: PWM0L           NAME           PWM0.[7:0]           LOW BITS           7           PWM1.7           onic: PWM1.7           PWM1.7           ONIC: PWM1.7           ONIC: PWM1.7	PWM0.6	PWM0.5 Low Bits Re 5 PWM1.5 Low Bits Re 1	PWM0.4 egister. 4 PWM1.4 egister.	PWM0.3 FUNCTION 3 PWM1.3 FUNCTION	PWM0.2	PWM0.1 A 1 PWM1.1 A	PWM0.1 ddress: D 0 PWM1.0 ddress: D

- 40 -

## nuvoTon

BIT	NAME	FUNCTION
7	PWMRUN	0: The PWM is not running.
		1: The PWM counter is running.
		0: The registers value of PWMP and PWMn are never loaded to counter and Comparator registers.
6	Load	1: The PWMP and PWMn registers load value to counter and compare registers at the counter underflow. This bit is auto cleared by hardware at next clock cycle.
5		0: The 10-bit counter down count is not underflow.
Э	CF	1: The 10-bit counter down count is underflow. This bit is Software clear.
4	CLRPWM	1: Clear 10-bit PWM counter to 000H. This bit is auto cleared by hardware.
3	PWM3I	0: PWM3 out is non-inverted.
3	FVIVIOI	1: PWM3 output is inverted.
2	PWM2I	0: PWM2 out is non-inverted.
2	PVVIVIZI	1: PWM2 output is inverted.
1	PWM1I	0: PWM1 out is non-inverted.
1	PVVIVITI	1: PWM1 output is inverted.
0	PWM0I	0: PWM0 out is non-inverted.
U		1: PWM0 output is inverted.
PWM2	2 LOW BITS	

Bit:	7	6	5	4	3	2	1	0
	PWM2.7	PWM2.6	PWM2.5	PWM2.4	PWM2.3	PWM2.2	PWM2.1	PWM2.0
Mnem	onic: PWM2	L					A	ddress: DDh
BIT	NAME				FUNCTION	[		
7~0	PWM2.[7:0	)] PWM 2 L	ow Bits Reg	jister.				
PWM3	BLOW BITS	REGISTER	2					
Bit:	7	6	5	4	3	2	1	0
	PWM3.7	PWM3.6	PWM3.5	PWM3.4	PWM3.3	PWM3.2	PWM3.1	PWM3.0
Mnem	onic: PWM3	L					A	ddress: DEh
BIT	NAME				FUNCTION			
7~0	PWM3.[7:0	)] PWM 3 L	ow Bits Reg	jister.				
PWM	CONTROL I	REGISTER	2					
Bit:	7 ~ 2	6	5	4	3	2	1	0
	ВКСН	BKPS	BPEN	BKEN	PWM3B	PWM2B	PWM1B	PWM0B
Mnem	onic: PWMC	ON2	5				A	ddress: DFh

Publication Release Date: Aug 05, 2010 Revision A02

## nuvoTon

BIT	NAME	FUNCTION
7	BKCH	See the below table, when BKEN is set.
6	BKPS	0: Brake is asserted if P0.2 is low. 1: Brake is asserted if P0.2 is high
5	BPEN	See the below table, when BKEN is set.
4	BKEN	<ul><li>0: The Brake is never asserted.</li><li>1: The Brake is enabled, and see the below table.</li></ul>
3	PWM3B	0: The PWM3 output is low, when Brake is asserted. 1: The PWM3 output is high, when Brake is asserted.
2	PWM2B	0: The PWM2 output is low, when Brake is asserted. 1: The PWM2 output is high, when Brake is asserted.
1	PWM1B	0: The PWM1 output is low, when Brake is asserted. 1: The PWM1 output is high, when Brake is asserted.
0	PWM0B	0: The PWM0 output is low, when Brake is asserted. 1: The PWM0 output is high, when Brake is asserted.

#### Brake Condition Table:

BPEN	вксн	BRAKE CONDITION
0	0	Brake On (software brake and keeping brake). Software brake condition. When active (BPEN=BKCH=0, and BKEN=1), PWM output follows PWMnB setting. This brake has no effect on PWMRUN bit, therefore, internal PWM generator continues to run. When the brake is released, the state of PWM output depends on the current state of PWM generator output during the release.
0	1	Brake On, when PWM is not running (PWMRUN=0), the PWM output condition follows PWMnB setting. When the brake is released (by disabling BKEN = 0), the PWM output resumes to the state when PWM generator stop running prior to enabling the brake. Brake Off, when PWM is running (PWMRUN=1).
1	0	Brake On, when Brake Pin asserted. External pin brake condition. When active (by external pin), PWM output follows PWMnB setting, PWMRUN will be cleared by hardware, and BKF flag will be set. When the brake is released (by de-asserting the external pin and disabling BKEN = 0), the PWM output resumes to the state of the PWM generator output prior to the brake.
Sta.	1	No any active.

#### ACCUMULATOR

Bit:	7	6	5	4	3	2	1	0
	ACC.7	ACC.6	ACC.5	ACC.4	ACC.3	ACC.2	ACC.1	ACC.0
		1.0 h	100m					

Mnemonic: ACC

Address: E0h

BIT	NAME	FUNCTION									
7-0	ACC.[7:0]	The A or A	ACC registe	er is the sta	andard 8052	accumulator					
ADC		EGISTER			SON -						
Bit:	7	6	5	1	0						
	ADC.1	ADC.0	ADCEX	ADCI	ADCS	RCCLK	AADR1	AADR0			
Mnen	nonic: ADCC	ON				Sch.	12	Address: E1			
BIT	NAME				FUNCTIO	N U	200				
7	ADC.1	The ADC	The ADC conversion result.								
6	ADC.0	The ADC	conversion	result.			SA	N/La			
5	ADCEX	0: Conve		nly be star	ersion ed by softwa by software		-				
4 ADCI ADCI ADC Interrupt flag: This flag is set when the result of an A/D conv ADC interrupt, if it is enabled. The flag may be is 1, the ADC cannot start a new conversion. A							y the ISR. W	hile this fla			
		15 1, the P		start a rie	w conversion	i. ADCI can r	iot be set by	v software.			
3	ADCS	ADC Star by STAD reset righ Notes: 1. It is clear on th 2. Softw	t and Statu C if ADCEX t after ADC recomment red and AD he same cha ware clearin	is: Set this ( is 1. This I is set. ded to clea CS is set a annel. ng of ADCS	bit to start a signal remain ar ADCI <b>befo</b> at the same to S will abort co	n A/D conve ins high while <b>ore</b> ADCS is ime, a new A poversion in p	set. Howeve A/D conversi	y also be se s busy and i er, if ADCI i on may sta			
3	ADCS RCCLK	ADC Star by STAD reset righ Notes: 1. It is clear on th 2. Softw 3. ADC 0: The CF	t and Statu C if ADCEX t after ADC recomment red and AD he same cha ware clearin c cannot sta PU clock is	us: Set this ( is 1. This I is set. CS is set a annel. Ing of ADCS Int a new co used as A	bit to start a signal remai ar ADCI <b>befo</b> at the same t S will abort co poversion wh	n A/D conve ns high while <b>ore</b> ADCS is ime, a new A onversion in p ile ADCS or a	set. Howeve A/D conversi	y also be se s busy and i er, if ADCI i on may sta			
		ADC Star by STAD reset righ Notes: 1. It is clear on th 2. Softw 3. ADC 0: The CF 1: The int	t and Statu C if ADCEX t after ADC recomment red and AD he same cha ware clearin c cannot sta PU clock is	Is: Set this ( is 1. This I is set. CS is set a annel. Ing of ADCS Int a new co used as A lock is use	bit to start a signal remain ar ADCI <b>befo</b> at the same to Swill abort co ponversion wh DC clock. d as ADC clo	n A/D conve ns high while <b>ore</b> ADCS is ime, a new A onversion in p ile ADCS or a	set. Howeve A/D conversi	y also be se s busy and i er, if ADCI i on may sta			

ADCI	ADCS	ADC STATUS
0	200	ADC not busy; A conversion can be started.
0	S 1	ADC busy; Start of a new conversion is blocked.
1	0	Conversion completed; Start of a new conversion requires ADCI = 0.
1	1 (	This is an internal temporary state that user can ignore it.

AAI	DR1	AAD	DR0		SELECT	D ANALOG	INPUT CHA	ANNEL			
	0	(	0	AD0 (P0.3)							
	0		1	AD1 (P0.4)							
	1	(	0	AD2 (P0.5)							
	1		1	AD3 (P0.6)							
ADC	CONV	ERTE		T HIGH REG	SISTER		-UN	0			
Bit:	7		6	5	4	3	2	21 6	0		
	ADC	.9	ADC.8	ADC.7	ADC.6	ADC.5	ADC.4	ADC.3	AD	C.2	
Mnem	nonic: /	ADCH	•		•	•		2	Addre	ss: E2	
BIT NAME		ME	FUNCT	ION				9	0	2	
7-0	ADC	.[9:2]	The AD	C conversior	n result.				- 22	20	
INTE			BLE REG	ISTER 1					2	525	
Bit:	7		6	5	4	3	2	1	0		
	-		-	EPWM	EWDI	EC2	EC1	EKB	El2	2C	
Mnem	nonic: I	EIE		•					Addre	ss: E8	
BIT	NA	ME				FUNCTIO	N				
7	-										
	-		Reserve	ed.							
6	-		Reserve Reserve								
6 5		/M	Reserve 0: Disat		•		•				
-	-		Reserve 0: Disat 1: Enab 0: Disat	ed. ble PWM Inte	rrupt when e g Timer Inter	external brai	•				
5	- EPW	DI	Reserve 0: Disat 1: Enab 0: Disat 1: Enab 0: Disat	ed. ble PWM Inte ble PWM Inte ble Watchdog	rrupt when e g Timer Inter I Timer Inter tor 2 Interrup	external brak rrupt. rupt. pt.	•				
5	- EPW EWD	DI	Reserve 0: Disat 1: Enab 0: Disat 1: Enab 0: Disat 1: Enab 0: Disat	ed. ble PWM Inte ble PWM Inte ble Watchdog ble Watchdog ble Compara	rrupt when e g Timer Inter Timer Inter tor 2 Interrup or 2 Interrup tor 1 Interrup	external brai rupt. rupt. ot. ot. t.	•				
5 4 3	- EPW EWD	DI	Reserve 0: Disat 1: Enab 0: Disat 1: Enab 0: Disat 1: Enab 0: Disat 1: Enab 0: Disat 0: Disat	ed. ble PWM Inte ble PWM Inte ble Watchdog ble Comparat ble Comparat	rrupt when e g Timer Inter Timer Inter tor 2 Interrup or 2 Interrup tor 1 Interrup or 1 Interrup	external brai rupt. rupt. ot. ot. t.	•				

## nuvoTon

<b>BIT</b> 7-0	onic: B				100	N		Address:
	NAME				FUNCTION	2 The		
	B.[7:0]	The B reg	ister is the s	tandard 805		A #	s a second a	accumulat
PORT	0 DIGITAL		SABLE			1997	12	
Bit:	7	6	5	4	3	2	2100	0
	P0ID.7	P0ID.6	P0ID.5	P0ID.4	P0ID.3	P0ID.2	P0ID.1	P0ID.0
Mnem	onic: P0ID						20	Address:
BIT	NAME				FUNCTIO	N	Nr.	5.0
7~0	POID.[7:0]		e Port 0 digi le Port 0 dig	•				Ľ
Bit:	7	6	5	4	3	2	1	0
	-	-	PPWMH	PWDIH	PC2H	PC1H	РКВН	PI2H
Mnem	onic: IP1H	1			1			Address:
BIT	NAME				FUNCTIO	N		
<u> </u>		_	d					
7	-	Reserve	·u.					
	-	Reserve Reserve						
7	- - PPWMH	Reserve		gh priority of	PWM's bra	ke is highes	st priority lev	vel.
7 6	- - PPWMH PWDIH	Reserve 1: To se	d.			-		vel.
7 6 5		Reserve 1: To se 1: To se	d. t interrupt hig	gh priority of	Watchdog	is highest p	riority level.	
7 6 5 4	PWDIH PC2H PC1H	Reserve           1: To se           1: To se           1: To se           1: To se	d. t interrupt hig t interrupt hig	gh priority of gh priority of	Watchdog i Comparato	is highest p or 2 is highe	riority level. st priority lev	vel.
7 6 5 4 3	PWDIH PC2H	Reserve           1: To se           1: To se           1: To se           1: To se           1: To se	d. t interrupt hig t interrupt hig t interrupt hig	gh priority of gh priority of gh priority of	Watchdog i Comparato	is highest p or 2 is highes or 1 is highes	riority level. st priority lev st priority lev	vel.

EXTE	NDED INTEI	RRUPT PRI	ORITY					
Bit:	7	6	5	4	3	2	1	0
	-	-	PPWM	PWDI	PC2	PC1	PKB	Pl2
Mnem	onic: IP1				NON.	1 - C		Address: F8h
BIT	NAME				FUNCTIC	N N		
7	-	Reserved			X	5 °	250	
6	-	Reserved				NOY.	de la	
5	PPWM	1: To set i	interrupt pri	ority of PWI	Vis externa	l brake is hi	igher priority	level.
4	PWDI	1: To set i	nterrupt pri	ority of Wat	chdog is hi	gher priority	level.	126
3	PC2	1: To set i	nterrupt pri	ority of Con	nparator 2 i	s higher prie	ority level.	16
2	PC1	1: To set i	nterrupt pri	ority of Con	nparator 1 i	s higher prie	ority level.	200
1	PKB	1: To set i	nterrupt pri	ority of Key	pad is high	er priority le	vel.	0200
0	PI2	1: To set i	nterrupt pri	ority of I2C	is higher pi	iority level.		~ XD (C

#### INSTRUCTION SET 9

The N79E825 series execute all the instructions of the standard 8052 family. The operations of these instructions, as well as their effects on flag and status bits, are exactly the same. However, the timing of these instructions is different in two ways. Firstly, the machine cycle is four clock periods, while the standard-8051/52 machine cycle is twelve clock periods. Secondly, it can fetch only once per machine cycle (i.e., four clocks per fetch), while the standard 8051/52 can fetch twice per machine cycle (i.e., six clocks per fetch).

The timing differences create an advantage for the N79E825 series. There is only one fetch per machine cycle, so the number of machine cycles is usually equal to the number of operands in the instruction. (Jumps and calls do require an additional cycle to calculate the new address.) As a result, the N79E825 series reduces the number of dummy fetches and wasted cycles, and therefore improves overall efficiency, compared to the standard 8051/52.

OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS. 8032 SPEED RATIO
NOP	00	1	1	4	12	3
ADD A, R0	28	1	1	4	12	3
ADD A, R1	29	1	1	4	12	3
ADD A, R2	2A	1	1	4	12	3
ADD A, R3	2B	1	1	4	12	3
ADD A, R4	2C	1	1	4	12	3
ADD A, R5	2D	1	1	4	12	3
ADD A, R6	2E	1	1	4	12	3
ADD A, R7	2F	1	1	4	12	3
ADD A, @R0	26	1	1	4	12	3
ADD A, @R1	27	1	1	4	12	3
ADD A, direct	25	2	2	8	12	1.5
ADD A, #data	24	2	2	8	12	1.5
ADDC A, R0	38	1	1	4	12	3
ADDC A, R1	39	1	1	4	12	3
ADDC A, R2	3A	1	1	4	12	3
ADDC A, R3	3B	1	1	4	12	3
ADDC A, R4	3C	1	1	4	12	3
ADDC A, R5	3D	1	1	4	12	3
ADDC A, R6	3E	1	1	4	12	3
ADDC A, R7	3F	1	1	4	12	3
ADDC A, @R0	36	1	1	4	12	3







OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS 8032 SPEEI RATIO
ADDC A, direct	35	2	2	8	12	1.5
ADDC A, #data	34	2	2	8	12	1.5
SUBB A, R0	98	1	1	4	12	3
SUBB A, R1	99	1	1	4	12	3
SUBB A, R2	9A	1	1	4	12	3
SUBB A, R3	9B	1	1	4	12	3
SUBB A, R4	9C	1	1	4	12	3
SUBB A, R5	9D	1	1	4	12	3
SUBB A, R6	9E	1	1	4	12	3
SUBB A, R7	9F	1	1	4	12	3
SUBB A, @R0	96	1	1	4	12	3
SUBB A, @R1	97	1	1	4	12	3
SUBB A, direct	95	2	2	8	12	1.5
SUBB A, #data	94	2	2	8	12	1.5
INC A	04	1	1	4	12	3
INC R0	08	1	1	4	12	3
INC R1	09	1	1	4	12	3
INC R2	0A	1	1	4	12	3
INC R3	0B	1	1	4	12	3
INC R4	0C	1	1	4	12	3
INC R5	0D	1	1	4	12	3
INC R6	0E	1	1	4	12	3
INC R7	0F	1	1	4	12	3
INC @R0	06	1	1	4	12	3
INC @R1	07	1	1	4	12	3
INC direct	05	2	2	8	12	1.5
INC DPTR	A3	1	2	8	24	3
DEC A	14	1	1	4	12	3
DEC R0	18	1	1	4	12	3
DEC R1	19	1	1	4	12	3
DEC R2	1A	1	1	4	12	3
DEC R3	1B	1	1	4	12	3



OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS. 8032 SPEED RATIO
DEC R4	1C	1	1	4	12	3
DEC R5	1D	1	1	4	12	3
DEC R6	1E	1	1	4	12	3
DEC R7	1F	1	1	4	12	3
DEC @R0	16	1	1	4	12	3
DEC @R1	17	1	1	4	12	3
DEC direct	15	2	2	8	12	1.5
MUL AB	A4	1	5	20	48	2.4
DIV AB	84	1	5	20	48	2.4
DA A	D4	1	1	4	12	3
ANL A, R0	58	1	1	4	12	3
ANL A, R1	59	1	1	4	12	3
ANL A, R2	5A	1	1	4	12	3
ANL A, R3	5B	1	1	4	12	3
ANL A, R4	5C	1	1	4	12	3
ANL A, R5	5D	1	1	4	12	3
ANL A, R6	5E	1	1	4	12	3
ANL A, R7	5F	1	1	4	12	3
ANL A, @R0	56	1	1	4	12	3
ANL A, @R1	57	1	1	4	12	3
ANL A, direct	55	2	2	8	12	1.5
ANL A, #data	54	2	2	8	12	1.5
ANL direct, A	52	2	2	8	12	1.5
ANL direct, #data	53	3	3	12	24	2
ORL A, R0	48	1	1	4	12	3
ORL A, R1	49	1	1	4	12	3
ORL A, R2	4A	1	1	4	12	3
ORL A, R3	4B	1	1	4	12	3
ORL A, R4	4C	1	1	4	12	3
ORL A, R5	4D	1	1	4	12	3
ORL A, R6	4E	1	1	4	12	3
ORL A, R7	4F	1	1	4	12	3

Continued
-----------

OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS 8032 SPEEI RATIO
ORL A, @R0	46	1	1	4	12	3
ORL A, @R1	47	1	1	4	12	3
ORL A, direct	45	2	2	8	12	1.5
ORL A, #data	44	2	2	8	12	1.5
ORL direct, A	42	2	2	8	12	1.5
ORL direct, #data	43	3	3	12	24	2
XRL A, R0	68	1	1	4	12	3
XRL A, R1	69	1	1	4	12	3
XRL A, R2	6A	1	1	4	12	3
XRL A, R3	6B	1	1	4	12	3
XRL A, R4	6C	1	1	4	12	3
XRL A, R5	6D	1	1	4	12	3
XRL A, R6	6E	1	1	4	12	3
XRL A, R7	6F	1	1	4	12	3
XRL A, @R0	66	1	1	4	12	3
XRL A, @R1	67	1	1	4	12	3
XRL A, direct	65	2	2	8	12	1.5
XRL A, #data	64	2	2	8	12	1.5
XRL direct, A	62	2	2	8	12	1.5
XRL direct, #data	63	3	3	12	24	2
CLR A	E4	1	1	4	12	3
CPL A	F4	1	1	4	12	3
RL A	23	1	1	4	12	3
RLC A	33	1	1	4	12	3
RR A	03	1	1	4	12	3
RRC A	13	1	1	4	12	3
SWAP A	C4	1	1	4	12	3
MOV A, R0	E8	1	1	4	12	3
MOV A, R1	E9	1	1	4	12	3
MOV A, R2	EA	1	1	4	12	3
MOV A, R3	EB	1	1	4	12	3
MOV A, R4	EC	1	1	4	12	3

Continued
-----------

OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS. 8032 SPEED RATIO
MOV A, R5	ED	1	1	4	12	3
MOV A, R6	EE	1	1	4	12	3
MOV A, R7	EF	1	1	4	12	3
MOV A, @R0	E6	1	1	4	12	3
MOV A, @R1	E7	1	1	4	12	3
MOV A, direct	E5	2	2	8	12	1.5
MOV A, #data	74	2	2	8	12	1.5
MOV R0, A	F8	1	1	4	12	3
MOV R1, A	F9	1	1	4	12	3
MOV R2, A	FA	1	1	4	12	3
MOV R3, A	FB	1	1	4	12	3
MOV R4, A	FC	1	1	4	12	3
MOV R5, A	FD	1	1	4	12	3
MOV R6, A	FE	1	1	4	12	3
MOV R7, A	FF	1	1	4	12	3
MOV R0, direct	A8	2	2	8	12	1.5
MOV R1, direct	A9	2	2	8	12	1.5
MOV R2, direct	AA	2	2	8	12	1.5
MOV R3, direct	AB	2	2	8	12	1.5
MOV R4, direct	AC	2	2	8	12	1.5
MOV R5, direct	AD	2	2	8	12	1.5
MOV R6, direct	AE	2	2	8	12	1.5
MOV R7, direct	AF	2	2	8	12	1.5
MOV R0, #data	78	2	2	8	12	1.5
MOV R1, #data	79	2	2	8	12	1.5
MOV R2, #data	7A	2	2	8	12	1.5
MOV R3, #data	7B	2	2	8	12	1.5
MOV R4, #data	7C	2	2	8	12	1.5
MOV R5, #data	7D	2	2	8	12	1.5
MOV R6, #data	7E	2	2	8	12	1.5
MOV R7, #data	7F	2	2	8	12	1.5
MOV @R0, A	F6	1	1	4	12	3

#### Continued

OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS. 8032 SPEED RATIO
MOV @R1, A	F7	1	1	4	12	3
MOV @R0, direct	A6	2	2	8	12	1.5
MOV @R1, direct	A7	2	2	8	12	1.5
MOV @R0, #data	76	2	2	8	12	1.5
MOV @R1, #data	77	2	2	8	12	1.5
MOV direct, A	F5	2	2	8	12	1.5
MOV direct, R0	88	2	2	8	12	1.5
MOV direct, R1	89	2	2	8	12	1.5
MOV direct, R2	8A	2	2	8	12	1.5
MOV direct, R3	8B	2	2	8	12	1.5
MOV direct, R4	8C	2	2	8	12	1.5
MOV direct, R5	8D	2	2	8	12	1.5
MOV direct, R6	8E	2	2	8	12	1.5
MOV direct, R7	8F	2	2	8	12	1.5
MOV direct, @R0	86	2	2	8	12	1.5
MOV direct, @R1	87	2	2	8	12	1.5
MOV direct, direct	85	3	3	12	24	2
MOV direct, #data	75	3	3	12	24	2
MOV DPTR, #data 16	90	3	3	12	24	2
MOVC A, @A+DPTR	93	1	2	8	24	3
MOVC A, @A+PC	83	1	2	8	24	3
MOVX A, @R0	E2	1	2 - 9	8 - 36	24	3 - 0.66
MOVX A, @R1	E3	1	2 - 9	8 - 36	24	3 - 0.66
MOVX A, @DPTR	E0	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @R0, A	F2	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @R1, A	F3	1	2 - 9	8 - 36	24	3 - 0.66
MOVX @DPTR, A	F0	1	2 - 9	8 - 36	24	3 - 0.66
PUSH direct	CO	2	2	8	24	3
POP direct	D0	2	2	8	24	3
XCH A, R0	C8	1	1	4	12	3
XCH A, R1	C9	1	1	4	12	3



Continued	

OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS. 8032 SPEED RATIO
XCH A, R2	CA	1	1	4	12	3
XCH A, R3	СВ	1	1	4	12	3
XCH A, R4	CC	1	1	4	12	3
XCH A, R5	CD	1	1	4	12	3
XCH A, R6	CE	1	1	4	12	3
XCH A, R7	CF	1	1	4	12	3
XCH A, @R0	C6	1	1	4	12	3
XCH A, @R1	C7	1	1	4	12	3
XCHD A, @R0	D6	1	1	4	12	3
XCHD A, @R1	D7	1	1	4	12	3
XCH A, direct	C5	2	2	8	12	1.5
CLR C	C3	1	1	4	12	3
CLR bit	C2	2	2	8	12	1.5
SETB C	D3	1	1	4	12	3
SETB bit	D2	2	2	8	12	1.5
CPL C	B3	1	1	4	12	3
CPL bit	B2	2	2	8	12	1.5
ANL C, bit	82	2	2	8	24	3
ANL C, /bit	B0	2	2	6	24	3
ORL C, bit	72	2	2	8	24	3
ORL C, /bit	A0	2	2	6	24	3
MOV C, bit	A2	2	2	8	12	1.5
MOV bit, C	92	2	2	8	24	3
ACALL addr11	71, 91, B1, 11, 31, 51, D1, F1	2	3	12	24	2
LCALL addr16	12	3	4	16	24	1.5
RET	22	1	2	8	24	3
RETI	32	1	2	8	24	3
AJMP ADDR11	01, 21, 41, 61, 81, A1, C1, E1	2	3	12	24	2
LJMP addr16	02	3	4	16	24	1.5
JMP @A+DPTR	73	1	2	6	24	3

Continued
-----------

OP-CODE	HEX CODE	BYTES	N79E825 SERIES MACHINE CYCLE	N79E825 SERIES CLOCK CYCLES	8032 CLOCK CYCLES	N79E825 SERIES VS. 8032 SPEED RATIO
SJMP rel	80	2	3	12	24	2
JZ rel	60	2	3	12	24	2
JNZ rel	70	2	3	12	24	2
JC rel	40	2	3	12	24	2
JNC rel	50	2	3	12	24	2
JB bit, rel	20	3	4	16	24	1.5
JNB bit, rel	30	3	4	16	24	1.5
JBC bit, rel	10	3	4	16	24	1.5
CJNE A, direct, rel	B5	3	4	16	24	1.5
CJNE A, #data, rel	B4	3	4	16	24	1.5
CJNE @R0, #data, rel	B6	3	4	16	24	1.5
CJNE @R1, #data, rel	B7	3	4	16	24	1.5
CJNE R0, #data, rel	B8	3	4	16	24	1.5
CJNE R1, #data, rel	B9	3	4	16	24	1.5
CJNE R2, #data, rel	BA	3	4	16	24	1.5
CJNE R3, #data, rel	BB	3	4	16	24	1.5
CJNE R4, #data, rel	BC	3	4	16	24	1.5
CJNE R5, #data, rel	BD	3	4	16	24	1.5
CJNE R6, #data, rel	BE	3	4	16	24	1.5
CJNE R7, #data, rel	BF	3	4	16	24	1.5
DJNZ R0, rel	D8	2	3	12	24	2
DJNZ R1, rel	D9	2	3	12	24	2
DJNZ R5, rel	DD	2	3	12	24	2
DJNZ R2, rel	DA	2	3	12	24	2
DJNZ R3, rel	DB	2	3	12	24	2
DJNZ R4, rel	DC	2	3	12	24	2
DJNZ R6, rel	DE	2	3	12	24	2
DJNZ R7, rel	DF	2	3	12	24	2
DJNZ direct, rel	D5	3	4	16	24	1.5

Table 9-1: Instruction Set for N79E825/824

#### 9.1 Instruction Timing

nuvoton

This section is important because some applications use software instructions to generate timing delays. It also provides more information about timing differences between the N79E825 series and the standard 8051/52.

In N79E825 series, each machine cycle is four clock periods long. Each clock period is called a state, and each machine cycle consists of four states: C1, C2 C3 and C4, in order. Both clock edges are used for internal timing, so the duty cycle of the clock should be as close to 50% as possible to avoid timing conflicts.

The N79E825 series does one op-code fetch per machine cycle, so, in most instructions, the number of machine cycles required is equal to the number of bytes in the instruction. There are 256 available op-codes. 128 of them are single-cycle instructions, so many op-codes are executed in just four clocks period. Some of the other op-codes are two-cycle instructions, and most of these have two-byte op-codes. However, there are some instructions that have one-byte instructions yet take two cycles to execute. One important example is the MOVX instruction.

In the standard 8052, the MOVX instruction is always two machine cycles long. However, in the N79E825 series each machine cycle is made of only 4 clock periods compared to the 12 clock periods for the standard 8052. Therefore, even though the number of categories has increased, each instruction is at least 1.5 to 3 times faster than the standard 8052 in terms of clock periods.



Figure 9-1: Single Cycle Instruction Timing

### nuvoTon



Figure 9-2: Two Cycles Instruction Timing



Figure 9-3: Three Cycles Instruction Timing

Publication Release Date: Aug 05, 2010 Revision A02



Figure 9-4: Four Cycles Instruction Timing



Figure 9-5: Five Cycles Instruction Timing

#### **10 POWER MANAGEMENT**

The N79E825 series has several features that help the user to control the power consumption of the device. These modes are discussed in the next two sections.

#### 10.1 Idle Mode

The user can put the device into idle mode by writing 1 to the bit PCON.0. The instruction that sets the idle bit is the last instruction that will be executed before the device goes into Idle Mode. In the Idle mode, the clock to the CPU is halted, but not to the Interrupt, Timer, Watchdog timer, I2C, PWM and Serial port blocks. This forces the CPU state to be frozen; the Program counter, the Stack Pointer, the Program Status Word, the Accumulator and the other registers hold their contents. The port pins hold the logical states they had at the time Idle was activated. The Idle mode can be terminated in two ways. Since the interrupt controller is still active, the activation of any enabled interrupt can wake up the processor. This will automatically clear the Idle bit, terminate the Idle mode, and the Interrupt Service Routine (ISR) will be executed. After the ISR, execution of the program will continue from the instruction which put the device into Idle Mode.

The Idle mode can also be exited by activating the reset. The device can put into reset either by applying a low on the external /RST pin, a Power on reset condition or a Watchdog timer reset. The external reset pin has to be held low for at least two machine cycles i.e. 8 clock periods to be recognized as a valid reset. In the reset condition the program counter is reset to 0000h and all the SFRs are set to the reset condition. Since the clock is already running there is no delay and execution starts immediately. In the Idle mode, the Watchdog timer continues to run, and if enabled, a time-out will cause a watchdog timer interrupt which will wake up the device. The software must reset the Watchdog timer in order to preempt the reset which will occur after 512 clock periods of the time-out. When the N79E825 series are exiting from an Idle Mode with a reset, the instruction following the one which put the device into Idle Mode is not executed. So there is no danger of unexpected writes.

#### **10.2 Power Down Mode**

The device can be put into Power Down mode by writing 1 to bit PCON.1. The instruction that does this will be the last instruction to be executed before the device goes into Power Down mode. In the Power Down mode, all the clocks are stopped and the device comes to a halt. All activity is completely stopped and the power consumption is reduced to the lowest possible value. The port pins output the values held by their respective SFRs.

The N79E825 series will exit the Power Down mode with a reset or by an external interrupt pin enabled as level detected. An external reset can be used to exit the Power down state. The low on /RST pin terminates the Power Down mode, and restarts the clock. The program execution will restart from 0000h. In the Power down mode, the clock is stopped, so the Watchdog timer cannot be used to provide the reset to exit Power down mode when its clock source is external OSC or crystal.

The sources that can wake up from the power down mode are external interrupts, keyboard interrupt (KBI), brownout reset (BOR), and comparator interrupt (CMF1, CMF2).

The N79E825 series can be waken up from the Power Down mode by forcing an external interrupt pin activation, provided the corresponding interrupt is enabled, while the global enable (EA) bit is set. If these conditions are met, then either a low-level or a falling-edge at external interrupt pin will re-start the oscillator. The device will then execute the interrupt service routine for the corresponding external interrupt. After the interrupt service routine is completed, the program execution returns to the instruction after one which put the device into Power Down mode and continues from there. During Power down mode, if AUXR1.LPBOV = 1 and AUXR1.BOD = 0, the internal RC clock will be enabled



and hence save power.





#### **11 RESET CONDITIONS**

The user has several hardware related options for placing the N79E825 series into reset condition. In general, most register bits go to their reset value irrespective of the reset condition, but there are a few flags whose state depends on the source of reset. The user can use these flags to determine the cause of reset using software.

#### **11.1 Sources of reset**

#### 11.1.1 External Reset

The device samples the /RST pin every machine cycle during state C4. The /RST pin must be held low for at least two machine cycles before the reset circuitry applies an internal reset signal. Thus, this reset is a synchronous operation and requires the clock to be running.

The device remains in the reset state as long as /RST is low and remains low up to two machine cycles after /RST is deactivated. Then, the device begins program execution at 0000h. There are no flags associated with the external reset, but, since the other two reset sources do have flags, the external reset is the cause if those flags are clear.

#### 11.1.2 Power-On Reset (POR)

The software must clear the POR flag after reading it. Otherwise it will not be possible to correctly determine future reset sources. If the power fails, then the device will once again go into reset state. When the power returns to the proper operating levels, the device will again perform a power on reset delay and set the POR flag.

#### 11.1.3 Watchdog Timer Reset

The Watchdog Timer is a free-running timer with programmable time-out intervals. The program must clear the Watchdog Timer before the time-out interval is reached to restart the count. If the time-out interval is reached, an interrupt flag is set. 512 clocks later, if the Watchdog Reset is enabled and the Watchdog Timer has not been cleared, the Watchdog Timer generates a reset. The reset condition is maintained by the hardware for two machine cycles, and the WTRF bit in WDCON is set. Afterwards, the device begins program execution at 0000h.

#### 11.2 Reset State

When the device is reset, most registers return to their initial state. The Watchdog Timer is disabled if the reset source was a power-on reset. The port registers are set to FFh, which puts most of the port pins in a high state. The Program Counter is set to 0000h, and the stack pointer is reset to 07h. After this, the device remains in the reset state as long as the reset conditions are satisfied.

Reset does not affect the on-chip RAM, however, so RAM is preserved as long as VDD remains above approximately 2 V, the minimum operating voltage for the RAM. If VDD falls below 2 V, the RAM contents are also lost. In either case, the stack pointer is always reset, so the stack contents are lost.

## nuvoTon

	SFR RE	SET VALUE	
SFR NAME	RESET VALUE	SFR NAME	RESET VALUE
P0	1111 1111B	I2DAT	xxxx xxxxB
SP	0000 0111B	I2STATUS	0000 0xxxB
DPL	0000 0000B	I2TIMER	0000 0000B
DPH	0000 0000B	I2CLK	0000 0000B
PCON	00xx 0000B	I2CON	0000 0000B
TCON	0000 0000B	I2ADDR	xxxx xxxxB
TMOD	0000 0000B	ТА	1111 1111B
TL0	0000 0000B	PSW	0000 0000B
TL1	0000 0000B	PWMP1	xxxx xx00B
TH0	0000 0000B	PWM0H	xxxx xx00B
TH1	0000 0000B	PWM1H	xxxx xx00B
CKCON	0000 0000B	PWM2H	xxxx xx00B
P1	1111 xx11B	PWM3H	xxxx xx00B
DIVM	0000 0000B	WDCON	0x00 0000B
SCON	0000 0000B	PWMP0	0000 0000B
SBUF	xxxx xxxxB	PWM0L	0000 0000B
P2	xxx xx11B	PWM1L	0000 0000B
KBI	0000 0000B	PWMCON1	0000 0000B
AUXR1	0000 0000B	PWM2L	0000 0000B
IE	0000 0000B	PWM3L	0000 0000B
SADDR	0000 0000B	PWMCON2	0000 0000B
CMP1	0000 0000B	PWMCON3	xxxxxx0B
CMP2	0000 0000B	ACC	0000 0000B
P0M1	0000 0000B	ADCCON	xx00 0x00B
P0M2	0000 0000B	ADCH	xxxx xxxxB
P1M1	0000 0000B	EIE	xx000 000B
P1M2	0000 0000B	В	0000 0000B
P2M1	0000 0000B	POIDS	0000 0000B
P2M2	xxxx xx00B	IPH	xx00 0000B
IP0H	x000 0000B	IP1	xx00 0000B
IP0	x000 0000B	NVMADDR	0000 0000B
SADEN	0000 0000B	NVMDAT	0000 0000B
3	2.0%	NVMCON	00xx xxxxB

Table 11-1: SFR Reset Value



The WDCON SFR bits are set/cleared in reset condition depending on the source of the reset.

	External reset	Watchdog reset	Power on reset
WDCON	0x0x0xx0B	0x0x01x0B	0100000B

The WDCON SFR is set to a 0x00 0000B on the reset. WTRF (WDCON.2) is set to a 1 on a Watchdog timer reset, but to a 0 on power on/down resets. WTRF (WDCON.2) is not altered by external reset. EWRST (WDCON.1) is cleared by any reset. Software or any reset will clear WDIF(WDCON.3) bit.

Some of the bits in the WDCON SFR (WDRUN, WDCLR, EWRST, WDIF, WD0 and WD1) have unrestricted read access which required Timed Access procedure to write. The remaining bits have unrestricted write accesses. Please refer TA register description.





Figure 11-1: Internal reset and VDD monitor timing diagram



Figure 11-2: External reset timing diagram



Publication Release Date: Aug 05, 2010 Revision A02

## 12 INTERRUPTS

nuvoTon

The N79E825 series have four priority level interrupts structure with 13 interrupt sources. Each of the interrupt sources has an individual priority bit, flag, interrupt vector and enable bit. In addition, the interrupts can be globally enabled or disabled.

#### **12.1 Interrupt Sources**

The External Interrupts INT0 and INT1 can be either edge triggered or level triggered, depending on bits IT0 and IT1. The bits IE0 and IE1 in the TCON register are the flags which are checked to generate the interrupt. In the edge triggered mode, the INTx inputs are sampled in every machine cycle. If the sample is high in one cycle and low in the next, then a high to low transition is detected and the interrupts request flag IEx in TCON is set. The flag bit requests the interrupt. Since the external interrupts are sampled every machine cycle, they have to be held high or low for at least one complete machine cycle. The IEx flag is automatically cleared when the service routine is called. If the level triggered mode is selected, then the requesting source has to hold the pin low till the interrupt is serviced. The IEx flag will not be cleared by the hardware on entering the service routine. If the interrupt continues to be held low even after the service routine is completed, then the processor may acknowledge another interrupt request from the same source.

The Timer 0 and 1 Interrupts are generated by the TF0 and TF1 flags. These flags are set by the overflow in the Timer 0 and Timer 1. The TF0 and TF1 flags are automatically cleared by the hardware when the timer interrupt is serviced. The Watchdog timer can be used as a system monitor or a simple timer. In either case, when the time-out count is reached, the Watchdog Timer interrupt flag WDIF (WDCON.3) is set. If the interrupt is enabled by the enable bit EIE.4, then an interrupt will occur.

The Serial block can generate interrupt on reception or transmission. There are two interrupt sources from the Serial block, which are obtained by the RI and TI bits in the SCON SFR. These bits are not automatically cleared by the hardware, and the user will have to clear these bits by software.

All the bits that generate interrupts can be set or reset by software, and thereby software initiated interrupts can be generated. Each of the individual interrupts can be enabled or disabled by setting or clearing a bit in the IE SFR. IE also has a global enable/disable bit EA, which can be cleared to disable all interrupts.

The ADC can generate interrupt after finished ADC converter. There is one interrupt source, which is obtained by the ADCI bit in the ADCCON SFR. This bit is not automatically cleared by the hardware, and the user will have to clear this bit using software.

The two comparators can generate interrupt after comparator output has toggle occurs by CMF1 and CMF2. These bits are not automatically cleared by the hardware, and the user will have to clear these bits using software.

The I2C function can generate interrupt, if EI2C and EA bits are enabled, when SI Flag is set due to a new I2C status code is generated, SI flag is generated by hardware and must be cleared by software.

The PWM function can generate interrupt by BKF flag, after external brake pin has brake occurred. This bit will be cleared by software.

The interrupt flags are sampled every machine cycle. In the same machine cycle, the sampled interrupts are polled and their priority is resolved. If certain conditions are met then the hardware will execute an internally generated LCALL instruction which will vector the process to the appropriate interrupt vector address. The conditions for generating the LCALL are;

1. An interrupt of equal or higher priority is not currently being serviced.

2. The current polling cycle is the last machine cycle of the instruction currently being execute.

3. The current instruction does not involve a write to IE, EIE, IPO, IPOH, IP1 or IPH1 registers and is

### nuvoton

#### not a RETL

If any of these conditions are not met, then the LCALL will not be generated. The polling cycle is repeated every machine cycle, with the interrupts sampled in the same machine cycle. If an interrupt flag is active in one cycle but not responded to, and is not active when the above conditions are met, the denied interrupt will not be serviced. This means that active interrupts are not remembered; every polling cycle is new.

The processor responds to a valid interrupt by executing an LCALL instruction to the appropriate service routine. This may or may not clear the flag which caused the interrupt. In case of Timer interrupts, the TF0 or TF1 flags are cleared by hardware whenever the processor vectors to the

appropriate timer service routine. In case of external interrupts, INT0 and INT1, the flags are cleared only if they are edge triggered. In case of Serial interrupts, the flags are not cleared by hardware. The Watchdog timer interrupt flag WDIF has to be cleared by software. The hardware LCALL behaves exactly like the software LCALL instruction. This instruction saves the Program Counter contents onto the Stack, but does not save the Program Status Word PSW. The PC is reloaded with the vector address of that interrupt which caused the LCALL. These address of vector for the different sources are as follows:

SOURCE	VECTOR ADDRESS	SOURCE	VECTOR ADDRESS
External Interrupt 0	0003h	Timer 0 Overflow	000Bh
External Interrupt 1	0013h	Timer 1 Overflow	001Bh
Serial Port	0023h	Brownout Interrupt	002Bh
I2C Interrupt	0033h	KBI Interrupt	003Bh
Comparator 2 Interrupt	0043h	-	004Bh
Watchdog Timer	0053h	ADC Interrupt	005Bh
Comparator 1 Interrupt	0063h	-	006Bh
PWM Brake Interrupt	0073h	-	007Bh

#### **VECTOR LOCATIONS FOR INTERRUPT SOURCES**

Table 12-1: Vector locations for interrupt sources

Execution continues from the vectored address till an RETI instruction is executed. On execution of the RETI instruction the processor pops the Stack and loads the PC with the contents at the top of the stack. The user must take care that the status of the stack is restored to what it was after the hardware LCALL, if the execution is return to the interrupted program. The processor does not notice anything if the stack contents are modified and will proceed with execution from the address put back into PC. Note that a RET instruction would perform exactly the same process as a RETI instruction, but it would not inform the Interrupt Controller that the interrupt service routine is completed, and would (ler leave the controller still thinking that the service routine is underway.

#### 12.2 Priority Level Structure

nuvoTon

The N79E825 series uses a four priority level interrupt structure (highest, high, low and lowest) and supports up to 13 interrupt sources. The interrupt sources can be individually set to either high or low levels. Naturally, a higher priority interrupt cannot be interrupted by a lower priority interrupt. However there exists a pre-defined hierarchy amongst the interrupts themselves. This hierarchy comes into play when the interrupt controller has to resolve simultaneous requests having the same priority level. This hierarchy is defined as table below. This allows great flexibility in controlling and handling many interrupt sources.

PRIORITY BITS		INTERRUPT PRIORITY LEVEL			
IPXH	IPX				
0	0	Level 0 (lowest priority)			
0	1	Level 1			
1	0	Level 2			
1	1	Level 3 (highest priority)			

Table 12-2: Four-level interrupt priority

Each interrupt source can be individually programmed to one of four priority levels by setting or clearing bits in the IPO, IPOH, IP1, and IP1H registers. An interrupt service routine in progress can be interrupted by a higher priority interrupt, but not by another interrupt of the same or lower priority. The highest priority interrupt service cannot be interrupted by any other interrupt source. So, if two requests of different priority levels are received simultaneously, the request of higher priority level is serviced.

If requests of the same priority level are received simultaneously, an internal polling sequence determines which request is serviced. This is called the arbitration ranking. Note that the arbitration ranking is only used to resolve simultaneous requests of the same priority level.

	-		•				
SOURCE	FLAG	VECTOR ADDRESS	INTERRUPT ENABLE BITS	INTERRUPT PRIORITY	FLAG CLEARED BY	ARBITRATI ON RANKING	POWER DOWN WAKEUP
External Interrupt 0	IEO	0003H	EX0 (IE0.0)	IP0H.0, IP0.0	Hardware, Follow the inverse of pin	1(highest)	Yes
Brownout Detect	BOF	002BH	EBO (IE.5)	IP0H.5, IP0.5	Software	2	Yes
Watchdog Timer	WDIF	0053H	EWDI (EIE.4)	IP1H.4, IP1.4	Software	3	No
Timer 0 Interrupt	TF0	000BH	ET0 (IE.1)	IP0H.1, IP0.1	Hardware, software	4	No
I2C Interrupt	SI	0033H	EI2C (EIE.0)	IP1H.0, IP1.0	Software	5	No
ADC Converter	ADCI	005BH	EAD (IE.6)	IP0H.6, IP0.6	Hardware	6	Yes <sup>(1)</sup>

As below Table summarizes the interrupt sources, flag bits, vector addresses, enable bits, priority bits, arbitration ranking, and whether each interrupt may wake up the CPU from Power Down mode.

Continued .

Source	Flag	Vector address	Interrupt Enable Bits	Interrupt Priority	Flag cleared by	Arbitration Ranking	Power Down Wakeup
External Interrupt 1	IE1	0013H	EX1 (IE.2)	IP0H.2, IP0.2	Hardware, Follow the inverse of pin	7	Yes
KBI Interrupt	KBF	003BH	EKB (EIE.1)	IP1H.1, IP1.1	Software	8	Yes
Comparator 1 Interrupt	CMF1	0063H	EC1 (EIE.2)	IP1H.2, IP1.2	Software	9	Yes
Timer 1 Interrupt	TF1	001BH	ET1 (IE.3)	IP0H.3, IP0.3	Hardware, software	10	No
Comparator 2 Interrupt	CMF2	0043H	EC2 (EIE.3)	IP1H.3, IP1.3	Software	11	Yes
Serial Port Tx and Rx	TI & RI	0023H	ES (IE.4)	IP0H.4, IP0.4	Software	12	No
PWM Interrupt	BKF	0073H	EPWM (EIE.5)	IP1H.5, IP1.5	Software	13 (lowest)	No

Note: 1. The ADC Converter can wake up Power Down Mode when its clock source is from internal RC.

Table 12-3: Vector location for Interrupt sources and power down wakeup

#### 12.3 Response Time

The response time for each interrupt source depends on several factors, such as the nature of the

interrupt and the instruction underway. In the case of external interrupts INT0 and INT1, they are sampled at C3 of every machine cycle and then their corresponding interrupt flags IEx will be set or reset. The Timer 0 and 1 overflow flags are set at C3 of the machine cycle in which overflow has occurred. These flag values are polled only in the next machine cycle. If a request is active and all three conditions are met, then the hardware generated LCALL is executed. This LCALL itself takes four machine cycles to be completed. Thus there is a minimum time of five machine cycles between the interrupt flag being set and the interrupt service routine being executed.

A longer response time should be anticipated if any of the three conditions are not met. If a higher or equal priority is being serviced, then the interrupt latency time obviously depends on the nature of the service routine currently being executed. If the polling cycle is not the last machine cycle of the instruction being executed, then an additional delay is introduced. The maximum response time (if no other interrupt is in service) occurs if the N79E825 series are performing a write to IE, EIE, IPO, IPOH, IP1 or IP1H and then executes a MUL or DIV instruction. From the time an interrupt source is activated, the longest reaction time is 12 machine cycles. This includes 1 machine cycle to detect the interrupt, 2 machine cycles to complete the IE, EIE, IPO, IPOH, IP1 or IP1H access, 5 machine cycles to complete the MUL or DIV instruction and 4 machine cycles to complete the hardware LCALL to the interrupt vector location.

Thus in a single-interrupt system the interrupt response time will always be more than 5 machine cycles and not more than 12 machine cycles. The maximum latency of 12 machine cycles is 48 clock cycles. Note that in the standard 8051 the maximum latency is 8 machine cycles which equals 96



machine cycles. This is a 50% reduction in terms of clock periods.

#### **12.4 Interrupt Inputs**

The N79E825 series have 13 interrupts source, and two individual interrupt inputs sources, one is for IE0, IE1, BOF, KBF, WDT, ADC, CMF1 and CMF2, and other is IF0, IF1, RI+TI, SI and BKF. Two interrupt inputs are identical to those present on the standard 80C51 microcontroller as show in below figures.

If an external interrupt is enabled when the N79E825 series are put into Power Down or Idle mode, the interrupt will cause the processor to wake up and resume operation.







Figure 12-2: Interrupt Sources that cannot wake up from Power Down Mode



#### 13 PROGRAMMABLE TIMERS/COUNTERS

The N79E825 series have two 16-bit programmable timer/counters and one programmable Watchdog Timer. The Watchdog Timer is operationally quite different from the other two timers. It's timer/counters have additional timer 0 or timer 1 overflow toggle output enable feature as compare to conventional timer/counters. This timer overflow toggle output can be configured to automatically toggle T0 or T1 pin output whenever a timer overflow occurs.

#### 13.1 Timer/Counters 0 & 1

The N79E825 series have two 16-bit Timer/Counters. Each of these Timer/Counters has two 8 bit registers which form the 16 bit counting register. For Timer/Counter 0 they are TH0, the upper 8 bits register, and TL0, the lower 8 bit register. Similarly Timer/Counter 1 has two 8 bit registers, TH1 and TL1. The two can be configured to operate either as timers, counting machine cycles or as counters counting external inputs.

When configured as a "Timer", the timer counts clock cycles. The timer clock can be programmed to be thought of as 1/12 of the system clock or 1/4 of the system clock. In the "Counter" mode, the register is incremented on the falling edge of the external input pin, T0 for Timer 0, and T1 for Timer 1. The T0 and T1 inputs are sampled in every machine cycle at C4. If the sampled value is high in one machine cycle and low in the next, then a valid high to low transition on the pin is recognized and the count register is incremented. Since it takes two machine cycles to recognize a negative transition on the pin, the maximum rate at which counting will take place is 1/8 of the master clock frequency. In either the "Timer" or "Counter" mode, the count register will be updated at C3. Therefore, in the "Timer" mode, the recognized negative transition on pin T0 and T1 can cause the count register value to be updated only in the machine cycle following the one in which the negative edge was detected.

The "Timer" or "Counter" function is selected by the "C/T" bit in the TMOD Special Function Register. Each Timer/Counter has one selection bit for its own; bit 2 of TMOD selects the function for Timer/Counter 0 and bit 6 of TMOD selects the function for Timer/Counter 1. In addition each Timer/Counter can be set to operate in any one of four possible modes. The mode selection is done by bits M0 and M1 in the TMOD SFR.

#### 13.1.1 Time-Base Selection

The N79E825 series can operate like the standard 8051/52 family, counting at the rate of 1/12 of the clock speed, or in turbo mode, counting at the rate of 1/4 clock speed. The speed is controlled by the TOM and T1M bits in CKCON, and the default value is zero, which uses the standard 8051/52 speed.

#### 13.1.2 Mode 0

In Mode 0, the timer/counter is a 13-bit counter. The 13-bit counter consists of THx (8 MSB) and the five lower bits of TLx (5 LSB). The upper three bits of TLx are ignored. The timer/counter is enabled when TRx is set and either GATE is 0 or  $\overline{INTx}$  is 1. When  $C/\overline{T}$  is 0, the timer/counter counts clock cycles; when  $C/\overline{T}$  is 1, it counts falling edges on T0 (P1.2 for Timer 0) or T1 (P0.7 for Timer 1). For clock cycles, the time base may be 1/12 or 1/4 clock speed, and the falling edge of the clock increments the counter. When the 13-bit value moves from 1FFFh to 0000h, the timer overflow flag TFx is set, and an interrupt occurs if enabled. This is illustrated in next figure below.

In "Timer" mode, if output toggle enable bit of P2M1.T0OE or P2M1.T1OE is enabled, T0 or T1 output pin will toggle whenever a timer overflow occurs.


Figure 13-1: Timer/Counters 0 & 1 in Mode 0

#### 13.1.3 Mode 1

Mode 1 is similar to Mode 0 except that the counting register forms a 16-bit counter, rather than a 13bit counter. This means that all the bits of THx and TLx are used. Roll-over occurs when the timer moves from a count of FFFFh to 0000h. The timer overflow flag TFx of the relevant timer is set and if enabled an interrupt will occur. The selection of the time-base in the timer mode is similar to that in Mode 0. The gate function operates similarly to that in Mode 0.



#### 13.1.4 Mode 2

In Mode 2, the timer/counter is in the Auto Reload Mode. In this mode, TLx acts as 8-bit count register, while THx holds the reload value. When the TLx register overflows from FFh to 00h, the TFx bit in TCON is set and TLx is reloaded with the contents of THx, and the counting process continues from here. The reload operation leaves the contents of the THx register unchanged. Counting is enabled by

the TRx bit and proper setting of GATE and INTx pins. As in the other two modes 0 and 1 mode 2 allows counting of either clock cycles (clock/12 or clock/4) or pulses on pin Tn.

In "Timer" mode, if output toggle enable bit of P2M1.T0OE or P2M1.T1OE is enabled, T0 or T1 output pin will toggle whenever a timer overflow occurs.



Figure 13-3: Timer/Counter 0 & 1 in Mode 2

#### 13.1.5 Mode 3

Mode 3 has different operating methods for the two timer/counters. For timer/counter 1, mode 3 simply freezes the counter. Timer/Counter 0, however, configures TL0 and TH0 as two separate 8 bit count registers in this mode. The logic for this mode is shown in the figure. TL0 uses the Timer/Counter 0

control bits C/T, GATE, TR0, INT0 and TF0. The TL0 can be used to count clock cycles (clock/12 or clock/4) or 1-to-0 transitions on pin T0 as determined by C/T (TMOD.2). TH0 is forced as a clock cycle counter (clock/12 or clock/4) and takes over the use of TR1 and TF1 from Timer/Counter 1. Mode 3 is used in cases where an extra 8 bit timer is needed. With Timer 0 in Mode 3, Timer 1 can still be used in Modes 0, 1 and 2, but its flexibility is somewhat limited. While its basic functionality is maintained, it no longer has control over its overflow flag TF1 and the enable bit TR1. Timer 1 can still be used as a timer/counter and retains the use of GATE and INT1 pin. In this condition it can be turned on and off by switching it out of and into its own Mode 3. It can also be used as a baud rate generator for the serial port.

In "Timer" mode, if output toggle enable bit of P2M1.T0OE or P2M1.T1OE is enabled, T0 or T1 output pin will toggle whenever a timer overflow occurs.





Figure 13-4: Timer/Counter Mode 3



Publication Release Date: Aug 05, 2010 Revision A02

#### 14 NVM MEMORY

The N79E825 series have NVM data memory of **256** bytes for customer's data store used. The NVM data memory has **four** pages area and each page has 64 bytes as below figure. The **Page 0** address is from **FC00h** ~ **FC3Fh**, **Page 1** address is from **FC40h** ~ **FC7Fh**, **Page 2** address is from **FC80h** ~ **FCBFh**, and **Page 3** address is from **FCC0h** ~ **FCFFh**.

The NVM memory can be read/write by customer program to access. Read NVM data is by MOVC A,@A+DPTR instruction, and write data is by SFR of NVMADDR, NVMDAT and NVMCON. Before write data to NVM memory, the page must be erased by providing page address on NVMADDR, which low byte address of On-Chip Code Memory space will decode, then set EER of NVMCON.7. This will automatically hold fetch program code and PC Counter, and execute page erase. After finished, this bit will be cleared by hardware. The erase time is ~ 5ms.

For writing data to NVM memory, user must set address and data to NVMADDR and NVMDAT, then set EWR of NVMCON.6 to initiate nvm data write. The uC will hold program code and PC Counter, and then write data to mapping address. Upon write completion, the EWR bit will be cleared by hardware, the uC will continue execute next instruction. The program time is ~50us.



Figure 14-1: N79E825/824 Memory Map

#### **15 WATCHDOG TIMER**

nuvoton

The Watchdog Timer is a free-running Timer which can be programmed by the user to serve as a system monitor, a time-base generator or an event timer. It is basically a set of dividers that divide the system clock. The divider output is selectable and determines the time-out interval. When the time-out occurs a flag is set, which can cause an interrupt if enabled, and a system reset can also be caused if it is enabled. The interrupt will occur if the individual interrupt enable and the global enable are set. The interrupt and reset functions are independent of each other and may be used separately or together depending on the user's software.



Figure 15-1: Watchdog Timer

The Watchdog Timer should first be restarted by using WDCLR. This ensures that the timer starts from a known state. The WDCLR bit is used to restart the Watchdog Timer. This bit is self clearing, i.e. after writing a 1 to this bit the software will automatically clear it. The Watchdog Timer will now count clock cycles. The time-out interval is selected by the two bits WD1 and WD0 (WDCON.5 and WDCON.4). When the selected time-out occurs, the Watchdog interrupt flag WDIF (WDCON.3) is set. After the time-out has occurred, the Watchdog Timer waits for an additional 512 clock cycles. If the Watchdog Reset EWRST (WDCON.1) is enabled, then 512 clocks after the time-out, if there is no WDCLR, a system reset due to Watchdog Timer will occur. This will last for two machine cycles, and the Watchdog Timer reset flag WTRF (WDCON.2) will be set. This indicates to the software that the Watchdog was the cause of the reset.

When used as a simple timer, the reset and interrupt functions are disabled. The timer will set the WDIF flag each time the timer completes the selected time interval. The WDIF flag is polled to detect a time-out and the WDCLR allows software to restart the timer. The Watchdog Timer can also be used as a very long timer. The interrupt feature is enabled in this case. Every time the time-out occurs an interrupt will occur if the global interrupt enable EA is set.

The main use of the Watchdog Timer is as a system monitor. This is important in real-time control applications. In case of some power glitches or electro-magnetic interference, the processor may begin to execute errant code. If this is left unchecked the entire system may crash. Using the watchdog timer interrupt during software development will allow the user to select ideal watchdog reset locations. The code is first written without the watchdog interrupt or reset. Then the Watchdog interrupt is enabled to identify code locations where interrupt occurs. The user can now insert

### nuvoton

instructions to reset the Watchdog Timer, which will allow the code to run without any Watchdog Timer interrupts. Now the Watchdog Timer reset is enabled and the Watchdog interrupt may be disabled. If any errant code is executed now, then the reset Watchdog Timer instructions will not be executed at the required instants and Watchdog reset will occur.

The Watchdog Timer time-out selection will result in different time-out values depending on the clock speed. The reset, when enabled, will occur when 512 clocks after time-out has occurred.

WD1	WD0	INTERRUPT TIME-OUT	RESET TIME-OUT	NUMBER OF CLOCKS	TIME @ 10 MHZ
0	0	2 <sup>17</sup>	2 <sup>17</sup> + 512	131072	13.11 mS
0	1	2 <sup>20</sup>	2 <sup>20</sup> + 512	1048576	104.86 mS
1	0	2 <sup>23</sup>	2 <sup>23</sup> + 512	8388608	838.86 mS
1	1	2 <sup>26</sup>	2 <sup>26</sup> + 512	67108864	6710.89 mS

Table 15-2: Time-out values for the Watchdog Timer

The Watchdog Timer will de disabled by a power-on/fail reset. The Watchdog Timer reset does not disable the Watchdog Timer, but will restart it. In general, software should restart the timer to put it into a known state. The control bits that support the Watchdog Timer are discussed below.

#### 15.1 WATCHDOG CONTROL

WDIF: WDCON.3 - Watchdog Timer Interrupt flag. This bit is set whenever the time-out occurs in the Watchdog Timer. If the Watchdog interrupt is enabled (EIE.4), then an interrupt will occur (if the global interrupt enable is set and other interrupt requirements are met). Software or any reset can clear this bit.

WTRF: WDCON.2 - Watchdog Timer Reset flag. This bit is set whenever a watchdog reset occurs. This bit is useful for determined the cause of a reset. Software must read it, and clear it manually. A Power-fail reset will clear this bit. If EWRST = 0, then this bit will not be affected by the Watchdog Timer.

EWRST: WDCON.1 - Enable Watchdog Timer Reset. This bit when set to 1 will enable the Watchdog Timer reset function. Setting this bit to 0 will disable the Watchdog Timer reset function, but will leave the timer running.

WDCLR: WDCON.0 - Reset Watchdog Timer. This bit is used to clear the Watchdog Timer and to restart it. This bit is self-clearing, so after the software writes 1 to it the hardware will automatically clear it. If the Watchdog Timer reset is enabled, then the WDCLR has to be set by the user within 512 clocks of the time-out. If this is not done then a Watchdog Timer reset will occur. A CONCERNING AND CONC

# ηυνοτοη

#### 15.2 CLOCK CONTROL of Watchdog

WD1, WD0: WDCON.5, WDCON.4 - Watchdog Timer Mode select bits. These two bits select the time-out interval for the watchdog timer. The reset time is 512 clocks longer than the interrupt time-out value.

The default Watchdog time-out is 2<sup>17</sup> clocks, which is the shortest time-out period. The WDRUN, WD0, WD1, EWRST, WDIF and WDCLR bits are protected by the Timed Access procedure. This prevents software from accidentally enabling or disabling the watchdog timer. More importantly, it makes it highly improbable that errant code can enable or disable the Watchdog Timer.



### nuvoton

#### 16 SERIAL PORT (UART)

Serial port in the N79E825 series is a full duplex port. The N79E825 series provide the user with additional features such as the Frame Error Detection and the Automatic Address Recognition. The serial ports are capable of synchronous as well as asynchronous communication. In Synchronous mode the N79E825 series generate the clock and operates in a half duplex mode. In the asynchronous mode, full duplex operation is available. This means that it can simultaneously transmit and receive data. The transmit register and the receive buffer are both addressed as SBUF Special Function Register. However any write to SBUF will be to the transmit register, while a read from SBUF will be from the receiver buffer register. The serial port can operate in four different modes as described below.

#### 16.1 MODE 0

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received on the RXD line. TXD is used to transmit the shift clock. The TxD clock is provided by the N79E825 series whether the device is transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are transmitted or received per frame. The LSB is Transmitted/Received first. The baud rate is fixed at 1/12 or 1/4 of the oscillator frequency. This Baud Rate is determined by the SM2 bit (SCON.5). When this bit is set to 0, then the serial port runs at 1/12 of the clock. When set to 1, the serial port runs at 1/4 of the clock. This additional facility of programmable baud rate in mode 0 is the only difference between the standard 8051 and the N79E825 series.

The functional block diagram is shown below. Data enters and leaves the Serial port on the RxD line. The TxD line is used to output the shift clock. The shift clock is used to shift data into and out of the N79E825 series and the device at the other end of the line. Any instruction that causes a write to SBUF will start the transmission. The shift clock will be activated and data will be shifted out on the RxD pin till all 8 bits are transmitted. If SM2 = 1, then the data on RxD will appear 1 clock periods before the falling edge of shift clock on TxD. The clock on TxD then remains low for 2 clock periods, and then goes high again. If SM2 = 0, the data on RxD will appear 3 clock periods before the falling edge of shift clock on TxD then remains low for 6 clock periods, and then goes high again. This ensures that at the receiving end the data on RxD line can either be clocked on the rising edge of the shift clock on TxD or latched when the TxD clock is low.



Figure 16-1: Serial Port Mode 0

The TI flag is set high in C1 following the end of transmission of the last bit. The serial port will receive data when REN is 1 and RI is zero. The shift clock (TxD) will be activated and the serial port will latch data on the rising edge of shift clock. The external device should therefore present data on the falling edge on the shift clock. This process continues till all the 8 bits have been received. The RI flag is set in C1 following the last rising edge of the shift clock on TxD. This will stop reception, till the RI is cleared by software.

#### 16.2 MODE 1

In Mode 1, the full duplex asynchronous mode is used. Serial communication frames are made up of 10 bits transmitted on TXD and received on RXD. The 10 bits consist of a start bit (0), 8 data bits (LSB first), and a stop bit (1). On received, the stop bit goes into RB8 in the SFR SCON. The baud rate in this mode is variable. The serial baud can be programmed to be 1/16 or 1/32 of the Timer 1 overflow. Since the Timer 1 can be set to different reload values, a wide variation in baud rates is possible.

Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of divide by 16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide-by-16 counter. Thus the transmission is synchronized to the divide-by-16 counter and not directly to the write to SBUF signal. After all 8 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 10th rollover of the divide-by-16 counter after a write to SBUF.

Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line, sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the divide–by-16 counter is immediately reset. This helps to align the bit boundaries with the rollovers of the divide-by-16 counter.

The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three bases. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port. If the first bit detected after the falling edge of RxD pin is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. The serial port again looks for a falling edge in the RxD line. If a valid start bit is detected, then the rest of the bits are also detected and shifted into the SBUF.

After shifting in 8 data bits, there is one more shift to do, after which the SBUF and RB8 are loaded and RI is set. However certain conditions must be met before the loading and setting of RI can be done.

- 1. RI must be 0 and
- 2. Either SM2 = 0, or the received stop bit = 1.

If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Otherwise the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the RxD pin.



Figure 16-2: Serial Port Mode 1

### nuvoton

#### 16.3 MODE 2

This mode uses a total of 11 bits in asynchronous full-duplex communication. The functional description is shown in the figure below. The frame consists of one start bit (0), 8 data bits (LSB first), a programmable 9th bit (TB8) and a stop bit (0). The 9th bit received is put into RB8. The baud rate is programmable to 1/32 or 1/64 of the oscillator frequency, which is determined by the SMOD bit in PCON SFR. Transmission begins with a write to SBUF. The serial data is brought out on to TxD pin at C1 following the first roll-over of the divide-by-16 counter. The next bit is placed on TxD pin at C1 following the next rollover of the divide-by-16 counter. Thus the transmission is synchronized to the divide-by-16 counter, and not directly to the write to SBUF signal. After all 9 bits of data are transmitted, the stop bit is transmitted. The TI flag is set in the C1 state after the stop bit has been put out on TxD pin. This will be at the 11th rollover of the divide-by-16 counter after a write to SBUF. Reception is enabled only if REN is high. The serial port actually starts the receiving of serial data, with the detection of a falling edge on the RxD pin. The 1-to-0 detector continuously monitors the RxD line, sampling it at the rate of 16 times the selected baud rate. When a falling edge is detected, the divide- by-16 counter is immediately reset. This helps to align the bit boundaries with the rollovers of the divide-by-16 counter. The 16 states of the counter effectively divide the bit time into 16 slices. The bit detection is done on a best of three bases. The bit detector samples the RxD pin, at the 8th, 9th and 10th counter states. By using a majority 2 of 3 voting system, the bit value is selected. This is done to improve the noise rejection feature of the serial port.



Figure 16-3: Serial Port Mode 2



If the first bit detected after the falling edge of RxD pin, is not 0, then this indicates an invalid start bit, and the reception is immediately aborted. The serial port again looks for a falling edge in the RxD line. If a valid start bit is detected, then the rest of the bits are also detected and shifted into the SBUF. After shifting in 9 data bits, there is one more shift to do, after which the SBUF and RB8 are loaded and RI is set. However certain conditions must be met before the loading and setting of RI can be done.

- 1. RI must be 0 and
- 2. Either SM2 = 0, or the received stop bit = 1.

If these conditions are met, then the stop bit goes to RB8, the 8 data bits go into SBUF and RI is set. Otherwise the received frame may be lost. After the middle of the stop bit, the receiver goes back to looking for a 1-to-0 transition on the RxD pin.

#### 16.4 MODE 3

This mode is similar to Mode 2 in all aspects, except that the baud rate is programmable. The user must first initialize the Serial related SFR SCON before any communication can take place. This involves selection of the Mode and baud rate. The Timer 1 should also be initialized if modes 1 and 3 are used. In all four modes, transmission is started by any instruction that uses SBUF as a destination register. Reception is initiated in Mode 0 by the condition RI = 0 and REN = 1. This will generate a clock on the TxD pin and shift in 8 bits on the RxD pin. Reception is initiated in the other modes by the incoming start bit if REN = 1. The external device will start the communication by transmitting the start bit.



Figure 16-4: Serial Port Mode 3

- 84 -

### N79E825A/824A/823A/822A Data Sheet

### nuvoTon

SM0	SM1	MODE	TYPE	BAUD CLOCK	FRAME SIZE	START BIT	STOP BIT	9TH BIT FUNCTION
0	0	0	Synch.	4 or 12 TCLKS	8 bits	No	No	None
0	1	1	Asynch.	Timer 1	10 bits	1	1	None
1	0	2	Asynch.	32 or 64 TCLKS	11 bits	1	1	0, 1
1	1	3	Asynch.	Timer 1	11 bits	1	1	0, 1

Table 16-5: Serial Port Mode Summary Table

#### **16.5 Framing Error Detection**

A Frame Error occurs when a valid stop bit is not detected. This could indicate incorrect serial data communication. Typically the frame error is due to noise and contention on the serial communication line. The N79E825 series have the facility to detect such framing errors and set a flag which can be checked by software.

The Frame Error FE bit is located in SCON.7. This bit is normally used as SM0 in the standard 8051 family. However, in the N79E825 series it serves a dual function and is called SM0/FE. There are actually two separate flags, one for SM0 and the other for FE. The flag that is actually accessed as SCON.7 is determined by SMOD0 (PCON.6) bit. When SMOD0 is set to 1, then the FE flag is indicated in SM0/FE. When SMOD0 is set to 0, then the SM0 flag is indicated in SM0/FE.

The FE bit is set to 1 by hardware but must be cleared by software. Note that SMOD0 must be 1 while reading or writing to FE. If FE is set, then any following frames received without any error will not clear the FE flag. The clearing has to be done by software.

#### 16.6 Multiprocessor Communications

Multiprocessor communications makes use of the 9th data bit in modes 2 and 3. In the N79E825 series, the RI flag is set only if the received byte corresponds to the Given or Broadcast address. This hardware feature eliminates the software overhead required in checking every received address, and greatly simplifies the software programmer task.

In the multiprocessor communication mode, the address bytes are distinguished from the data bytes by transmitting the address with the 9th bit set high. When the master processor wants to transmit a block of data to one of the slaves, it first sends out the address of the targeted slave (or slaves). All the slave processors should have their SM2 bit set high when waiting for an address byte. This ensures that they will be interrupted only by the reception of an address byte. The Automatic address recognition feature ensures that only the addressed slave will be interrupted. The address comparison is done in hardware not software.

The addressed slave clears the SM2 bit, thereby clearing the way to receive data bytes. With SM2 = 0, the slave will be interrupted on the reception of every single complete frame of data. The unaddressed slaves will be unaffected, as they will be still waiting for their address. In Mode 1, the 9th bit is the stop bit, which is 1 in case of a valid frame. If SM2 is 1, then RI is set only if a valid frame is received and the received byte matches the Given or Broadcast address.

The Master processor can selectively communicate with groups of slaves by using the Given Address. All the slaves can be addressed together using the Broadcast Address. The addresses for each slave are defined by the SADDR and SADEN SFRs. The slave address is an 8-bit value specified in the SADDR SFR. The SADEN SFR is actually a mask for the byte value in SADDR. If a bit position in SADEN is 0, then the corresponding bit position in SADDR is don't care. Only those bit positions in SADDR whose corresponding bits in SADEN are 1 are used to obtain the Given Address. This gives the user flexibility to address multiple slaves without changing the slave address in SADDR.

The following example shows how the user can define the Given Address to address different slaves. Slave 1:

SADDR 1010 0100 SADEN 1111 1010 Given 1010 0x0x

Slave 2:

SADDR 1010 0111 SADEN 1111 1001 Given 1010 0xx1

The Given address for slave 1 and 2 differ in the LSB. For slave 1, it is a don't care, while for slave 2 it is 1. Thus to communicate only with slave 1, the master must send an address with LSB = 0 (1010 0000). Similarly the bit 1 position is 0 for slave 1 and don't care for slave 2. Hence to communicate only with slave 2 the master has to transmit an address with bit 1 = 1 (1010 0011). If the master wishes to communicate with both slaves simultaneously, then the address must have bit 0 = 1 and bit 1 = 0. The bit 3 position is don't care for both the slaves. This allows two different addresses to select both slaves (1010 0001 and 1010 0101).

The master can communicate with all the slaves simultaneously with the Broadcast Address. This address is formed from the logical OR of the SADDR and SADEN SFRs. The zeros in the result are defined as don't cares. In most cases the Broadcast Address is FFh. In the previous case, the Broadcast Address is (1111111x) for slave 1 and (1111111) for slave 2.

The SADDR and SADEN SFRs are located at address A9h and B9h respectively. On reset, these two SFRs are initialized to 00h. This results in Given Address and Broadcast Address being set as xxxx xxxx (i.e. all bits don't care). This effectively removes the multiprocessor communications feature, since any selectivity is disabled.

#### **17 TIME ACCESS PROCTECTION**

The N79E825 series have a new feature, like the Watchdog Timer which is a crucial to proper operation of the system. If left unprotected, errant code may write to the Watchdog control bits resulting in incorrect operation and loss of control. In order to prevent this, the N79E825 series have a protection scheme which controls the write access to critical bits. This protection scheme is done using a timed access.

In this method, the bits which are to be protected have a timed write enable window. A write is successful only if this window is active, otherwise the write will be discarded. This write enable window is open for 3 machine cycles if certain conditions are met. After 3 machine cycles, this window automatically closes. The window is opened by writing AAh and immediately 55h to the Timed Access (TA) SFR. This SFR is located at address C7h. The suggested code for opening the timed access window is

TA	REG	0C7h
	MOV	TA, #0AAh
	MOV	TA, #055h

;Define new register TA, located at 0C7h

When the software writes AAh to the TA SFR, a counter is started. This counter waits for 3 machine cycles looking for a write of 55h to TA. If the second write (55h) occurs within 3 machine cycles of the first write (AAh), then the timed access window is opened. It remains open for 3 machine cycles, during which the user may write to the protected bits. Once the window closes the procedure must be repeated to access the other protected bits.

Examples of Timed Assessing are shown below.

Example 1: Valid a	ccess	
MOV	TA, #0AAh	;3 M/C Note: M/C = Machine Cycles
MOV	TA, #055h	;3 M/C
MOV	WDCON, #00h	;3 M/C
Example 2: Valid a	ccess	
MOV	TA, #0AAh	;3 M/C
MOV	TA, #055h	;3 M/C
NOP		;1 M/C
SETB	EWRST	;2 M/C
Example 3: Valid a	ccess	
MOV	TA, #0AAh	;3 M/C
MOV	TA, #055h	;3 M/C
ORL	WDCON, #00000010B	;3M/C
Example 4: Invalid	access	
MOV	TA, #0AAh	;3 M/C
MOV	TA, #055h	;3 M/C
NOP		;1 M/C
NOP		;1 M/C

Publication Release Date: Aug 05, 2010 Revision A02

### N79E825A/824A/823A/822A Data Sheet







Example 5: Invalid Access

MOV	TA, #0AAh	;3 M/C
NOP		;1 M/C
MOV	TA, #055h	;3 M/C
SETB	EWT	;2 M/C

In the first three examples, the writing to the protected bits is done before the 3 machine cycles window closes. In Example 4, however, the writing to the protected bit occurs after the window has closed, and so there is effectively no change in the status of the protected bit. In Example 5, the second write to TA occurs 4 machine cycles after the first write, therefore the timed access window is not opened at all, and the write to the protected bit fails.



#### **18 KEYBOARD INTERRUPT (KBI)**

The N79E825 series are provided 8 keyboard interrupt function to detect keypad status which key is acted, and allow a single interrupt to be generated when any key is pressed on a keyboard or keypad connected to specific pins of the N79E825 series, as shown below Figure. This interrupt may be used to wake up the CPU from Idle or Power Down modes, after chip is in Power Down or Idle Mode.

Keyboard function is supported through by Port 0. It can allow any or all pins of Port 0 to be enabled to cause this interrupt. Port pins are enabled by the setting of bits of KBI0 ~ KBI7 in the KBI register, as shown below Figure. The Keyboard Interrupt Flag (KBF) in the AUXR1 register is set when any enabled pin is pulled low while the KBI interrupt function is active, and the low pulse must be more than 1 machine cycle, an interrupt will be generated if it has been enabled. The KBF bit set by hardware and must be cleared by software. In order to determine which key was pressed, the KBI will allow the interrupt service routine to poll port 0.



#### **19 ANALOG COMPARATORS**

The N79E825 series are provided two Comparators. Input and output options allow use of the comparators in a number of different Configurations. The Comparator output is a logical one when its positive input is greater than its negative input, otherwise the output is a zero. Each Comparator can be configured to cause to an interrupt when the output value change. The block diagram is as below.

Each Comparator has a control register (CMP1 and CMP2), Both Inputs are CINnA, CINnB, CMPREF and internal reference voltage, and outputs are CMP1 and CMP2 by setting OEn bit. After enable Comparators the Comparator need waited stable time to guarantee Comparator output. If programmer used internal reference voltage, it will be set OEn bit to "1". The value of internal reference voltage (Vref) is 1.19V +/- 10%.



### 20 I/O PORT CONFIGURATION

nuvoton

The N79E825 series have three I/O ports, port 0, port 1 and port 2. All pins of I/O ports can be configured to one of four types by software except P1.5 is only input pin. When P1.5 is configured reset pin by RPD=0 in the CONFIG 1 register, the N79E825 series can support 15 pins by use Crystal. If used on-chip RC oscillator the P1.5 is configured input pin, the N79E825 series can be supported up to 18 pins. The I/O ports configuration setting as below table.

PXM1.Y	PXM2.Y	PORT INPUT/OUTPUT MODE
0	0	Quasi-bidirectional
0	1	Push-Pull
1	0	Input Only (High Impedance) P2M1.PxS=0, TTL input P2M1.PxS=1, Schmitt input
1	1	Open Drain

Table 20-1: I/O port Configuration Table

All port pins can be determined to high or low after reset by configure PRHI bit in the CONFIG1 register. After reset, these pins are in quasi-bidirectional mode. The port pin of P1.5 only is a Schmitt trigger input.

Enabled toggle outputs from Timer 0 and Timer 1 by T0OE and T1OE on P2M1 register, the output frequency of Timer 0 or Timer 1 is by Timer overflow.

Each I/O port of the N79E825 series may be selected to use TTL level inputs or Schmitt inputs by P(n)S bit on P2M1 register, where n is 0, 1 or 2. When P(n)S is set to 1, Ports are selected Schmitt trigger inputs on Port(n). The P2.0 (XTAL2) can be configured clock output when used on-chip RC or external Oscillator is clock source, and the frequency of clock output is divided by 4 on on-chip RC clock or external Oscillator.

### 20.1 Quasi-Bidirectional Output Configuration

After chip was power on or reset, the all ports output are this mode, and output is common with the 8051. This mode can be used as both an input and output without the need to reconfigure the port.

When the pin is pulled low, it is driven strongly and able to sink a fairly large current. These features are somewhat similar to an open drain output except that there are three pull-up transistors in the quasi-bidirectional output that serve different purposes.

This mode has three pull-up resisters that are "strong" pull-up, "weak" pull-up and "very weak" pull-up. The "strong" pull-up is used fast transition from logic "0" change to logic "1", and it is fast latch and transition. When port pins is occur from logic "0" to logic "1", the strong pull-up will quickly turn on two CPU clocks to pull high then turn off.

The "weak" pull-up is turned on when the input port pin is logic "1" level or itself is logic "1", and it provides the most source current for a quasi-bidirectional pin that output is "1" or port latch is logic "0".

The "very weak" pull-up is turned on when the port latch is logic "1". If port latch is logic "0", it will be turned off. The very weak pull-up is support a very small current that will pull the pin high if it is left floating. And the quasi-bidirectional port configuration is shown as below figure.

If port pin is low, it can drives large sink current for output, and it is similar with push-pull and open drain on sink current output.



Figure 20-2: Quasi-Bidirectional Output

#### 20.2 Open Drain Output Configuration

To configure this mode is turned off all pull-ups. If used similar as a logic output, the port must has an external pull-up resister. The open drain port configuration is shown as below.



#### 20.3 Push-Pull Output Configuration

nuvoton

The push-pull output mode has two strong pull-up and pull-down structure that support large source and sink current output. It removes "weak" pull-up and "very weak" pull-up resister and remain "strong pull-up resister on quasi-bidirectional output mode. The "strong" pull-up is always turns on when port latch is logic "1" to support source current. The push-pull port configuration is shown in below Figure.

The N79E825 series have three port pins that can't be configured. They are P1.2, P1.3, and P1.5. The port pins P1.2 and P1.3 are configured to open drain outputs. They may be used as inputs by writing ones to their respective port latches.



#### Figure 20-4: Push-Pull Output

#### 20.4 Input Only Configuration

By configure this mode, the ports are only digital input and disable digital output. The N79E825 series can select input pin to Schmitt trigger or TTL level input by PxM1.y and PxM2.y registers.

### 21 OSCILLATOR

nuvoTon

The N79E825 series provides three oscillator input option. These are configured at CONFIG register (CONFIG1) that include On-Chip RC Oscillator Option, External Clock Input Option and Crystal Oscillator Input Option. The Crystal Oscillator Input frequency may be supported from 4MHz to 20MHz, and without capacitor or resistor.



Figure 21-1: Oscillator

#### 21.1 On-Chip RC Oscillator Option

The On-Chip RC Oscillator is fixed at 6MHz  $\pm$  50% frequency to support clock source. When FOSC1, FOSC0 = 01b, the On-Chip RC Oscillator is enabled. A clock output on P2.0 (XTAL2) may be enabled when On-Chip RC oscillator is used.



#### 21.2 External Clock Input Option

The clock source pin (XTAL1) is from External Clock Input by FOSC1, FOSC0 = 11H, and frequency range is form 0Hz up to 20MHz. A clock output on P2.0 (XTAL2) may be enabled when External Clock Input is used.

The N79E825 series supports a clock output function when either the on-chip RC oscillator or the external clock input options is selected. This allows external devices to synchronize to the N79E825 serial. When enabled, via the ENCLK bit in the P2M1 register, the clock output appears on the XTAL2/CLKOUT pin whenever the on-chip oscillator is running, including in Idle Mode. The frequency of the clock output is 1/4 of the CPU clock rate. If the clock output is not needed in Idle Mode, it may be turned off prior to entering Idle mode, saving additional power. The clock output may also be enabled when the external clock input option is selected.

#### 21.3 CPU Clock Rate select

The CPU clock of N79E825 series may be selected by the DIVM register. If DIVM = 00H, the CPU clock is running at 4 CPU clock per machine cycle, and without any division from source clock (Fosc). When the DIVM register is set to N value, the CPU clock is divided by 2(DVIM+1), so CPU clock frequency division is from 4 to 512. The user may use this feature to set CPU at a lower speed rate for reducing power consumption. This is very similar to the situation when CPU has entered Idle mode. In addition this frequency division function affect all peripheral timings as they are all sourcing from the CPU clock(Fcpu).



#### 22 POWER MONITORING FUNCTION

Power-On Detect and Brownout are two additional power monitoring functions implemented in N79E825 series to prevent incorrect operation during power up and power drop or loss.

#### 22.1 Power On Detect

The Power–On Detect function is a designed to detect power up after power voltage reaches to a level where Brownout Detect can work. After power on detect, the POR (PCON.4) will be set to "1" to indicate an initial power up condition. The POR flag will be cleared by software.

#### 22.2 Brownout Detect

The Brownout Detect function is detect power voltage is drops to brownout voltage level, and allows preventing some process work or indicate power warming. The N79E825 series have two brownout voltage levels to select by BOV (CONFIG1.4). If BOV =0 that brownout voltage level is 3.8V, If BOV = 1 that brownout voltage level is 2.5V. When the Brownout voltage is drop to select level, the brownout detector will detect and keeps this active until VDD is returns to above brownout Detect voltage. The Brownout Detect block is as follow.



Figure 22-1: Brownout Detect Block

When Brownout Detect is enabled by BOD (AUXR1.6), the BOF (PCON.5) flag will be set and brownout reset will occur. If BOI (AUXR1.5) is set to "1", the brownout detect will cause interrupt via the EA (IE.7) and EBO (IE.5) bits is set. BOF is cleared by software.

In order to guarantee a correct detection of Brownout, The VDD fall time must be slower than 50mV/us, and rise time is slower than 2mV/us to ensure a proper reset.



#### 23 PULSE-WIDTH-MODULATED (PWM) OUTPUTS

The N79E825 series have four Pulse Width Modulated (PWM) channels, and the PWM outputs are PWM0 (P0.1), PWM1 (P1.6), PWM2 (P1.7) and PWM3 (P0.0). The initial PWM outputs level correspondingly depend on the PRHI level set prior to the chip reset. When PRHI set to high, PWM output will initialize to high after chip reset; if PRHI set to low, PWM output will be initialize to low after chip reset.

The N79E825 series support 10-bits down counter with cpu clock as its input. The PWM counter clock, has the same frequency as the clock source  $F_{CPU} = F_{OSC}$ . When the counter reaches underflow it will automatic reloaded from counter register. The PWM frequency is given by:  $f_{PWM} = F_{CPU}$  / (PWMP+1), where PWMP is 10-bits register of PWMPH.1, PWMPH.0 and PWMPL.7~PWMPL.0.

The counter register will be loaded with the PWMP register value when PWMRUN, load and CF are equal to 1; the load bit will be automatically cleared to zero on the next clock cycle, and at the same time the counter register value will be loaded to the 10 bits down counter. CF flag is 10-bits down counter reaches underflow, the CF flag will be cleared by software.

The pulse width of each PWM output is determined by the Compare registers of PWMOL through PWM3L and PWM0H through PWM3H. When PWM compare register is greater than 10-bits counter register, the PWM output is low. Load bit has to be set to 1 for alteration of PWMn width. After the new values are written to the PWMn registers, and if load bit is set to 1, the new PWMn values will be loaded to the PWMn registers upon the next underflow. The PWM output high pulses width is given by:

 $t_{HI}$  = (PWMP – PWMn+1). Notice, if compare register is set to 000H, the PWMn output will stay at high, and if compare register is set to 3FFH, the PWMn output will stuck at low until there is a change in the compare register.

### N79E825A/824A/823A/822A Data Sheet

# nuvoTon



Figure 23-1: N79E825/824 PWM Block Diagram

Publication Release Date: Aug 05, 2010 Revision A02



The N79E825 series devices support brake function which can be activated by software or external pin (P0.2). The Brake function is controlled by the PWMCON2 register. The setting and details description of software brake and external pin brake can be found at the brake condition table at the SFR section.

As for external brake, the user program can poll the brake flag (BKF) or enable PWM's brake interrupt to determine when the external Brake Pin is asserted and causes a brake to occur. The brake pin (P0.2) can be set to trigger the brake function by either low or high level, by clearing or setting the PWMCON2.6 (BKPS) bit respectively. The details description of varies brake functions can be found in the brake condition table.

Since the Brake Pin being asserted will automatically clear the Run bit of PWMCON1.7 and BKF (PWMCON3.0) flag will be set, the user program can poll this bit or enable PWM's brake interrupt to determine when the Brake Pin causes a brake to occur. The other method for detecting a brake caused by the Brake Pin would be to tie the Brake Pin to one of the external interrupt pins. This latter approach is needed if the Brake signal is of insufficient length to ensure that it can be captured by a polling routine. When, after being asserted, the condition causing the brake is removed, the PWM outputs go to whatever state that had immediately prior to the brake. This means that in order to go from brake being asserted to having the PWM run without going through an indeterminate state, care must be taken. If the Brake Pin causes brake to be asserted, the following prototype code will allow the PWM to go from brake and then run smoothly after brake is released.





Figure 23-2: PWM Brake Function

#### 24 ANALOG-TO-DIGITAL CONVERTER

The ADC contains a DAC which converts the contents of a successive approximation register to a voltage (VDAC) which is compared to the analog input voltage (Vin). The output of the comparator is fed to the successive approximation control logic which controls the successive approximation register. A conversion is initiated by setting ADCS in the ADCCON register. There are two triggering methods by ADC to start conversion, either by purely software start or external pin STADC triggering. The software start mode is used to trigger ADC conversion regardless of ADCCON.5 (ADCEX) bit is set or cleared. A conversion will start simply by setting the ADCCON.3 (ADCS) bit. As for the external STADC pin triggering mode, ADCCON.5 (ADCEX) bit has to be set and a rise edge pulse has to apply to STADC pin to trigger the ADC conversion. For the rising edge triggering method, a minimum of at least 2 machine cycles symmetrical pulse is required.

The low-to-high transition of STADC is recognized at the end of a machine cycle, and the conversion commences at the beginning of the next cycle. When a conversion is initiated by software, the conversion starts at the beginning of the machine cycle which follows the instruction that sets ADCS. ADCS is actually implemented with tpw flip-flops: a command flip-flop which is affected by set operations, and a status flag which is accessed during read operations.

The next two machine cycles are used to initiate the converter. At the end of the first cycle, the ADCS status flag is set end a value of "1" will be returned if the ADCS flag is read while the conversion is in progress. Sampling of the analog input commences at the end of the second cycle.

During the next eight machine cycles, the voltage at the previously selected pin of one of analog input pin is sampled, and this input voltage should be stable in order to obtain a useful sample. In any event, the input voltage slew rate must be less than 10V/ms in order to prevent an undefined result.

The successive approximation control logic first sets the most significant bit and clears all other bits in the successive approximation register (10 0000 0000b). The output of the DAC (50% full scale) is compared to the input voltage Vin. If the input voltage is greater than VDAC, then the bit remains set; otherwise if is cleared.

The successive approximation control logic now sets the next most significant bit (11 0000 0000b or 01 0000 0000b, depending on the previous result), and the VDAC is compared to Vin again. If the input voltage is greater then VDAC, then the bit remains set; otherwise it is cleared. This process is repeated until all ten bits have been tested, at which stage the result of the conversion is held in the successive approximation register. The conversion takes four machine cycles per bit.

The end of the 10-bit conversion is flagged by control bit ADCCON.4 (ADCI). The upper 8 bits of the result are held in special function register ADCH, and the two remaining bits are held in ADCCON.7 (ADC.1) and ADCCON.6 (ADC.0). The user may ignore the two least significant bits in ADCCON and use the ADC as an 8-bit converter (8 upper bits in ADCH). In any event, the total actual conversion time is 52 machine cycles. ADCI will be set and the ADCS status flag will be reset 52 cycles after the ADCS is set. Control bits ADCCON.0 and ADCCON.1 are used to control an analog multiplexer which selects one of 4 analog channels. An ADC conversion in progress is unaffected by an external or software ADC start. The result of a completed conversion remains unaffected provided ADCI = logic 1; a new ADC conversion already in progress is aborted when the idle or power down mode is entered. The result of a completed conversion (ADCI = logic 1) remains unaffected when entering the idle mode.

# nuvoton



#### 24.1 ADC Resolution and Analog Supply:

The ADC circuit has its own supply pins (AVDD and AVSS) and one pins (Vref+) connected to each end of the DAC's resistance-ladder that the AVDD and Vref+ are connected to VDD and AVSS is connected to VSS. The ladder has 1023 equally spaced taps, separated by a resistance of "R". The first tap is located 0.5×R above AVSS, and the last tap is located 0.5×R below Vref+. This gives a total ladder resistance of 1024×R. This structure ensures that the DAC is monotonic and results in a symmetrical quantization error.

For input voltages between VSS and [(Vref+) + 1/2 LSB], the 10-bit result of an A/D conversion will be 000000000B = 000H. For input voltages between [(Vref+) - 3/2 LSB] and Vref+, the result of a conversion will be 1111111111B = 3FFH. Vref+ and AVSS may be between AVDD + 0.2V and VSS -0.2 V. Vref+ should be positive with respect to VSS, and the input voltage (Vin) should be between Vref+ and VSS.

The result can always be calculated from the following formula:



### N79E825A/824A/823A/822A Data Sheet

### nuvoTon



#### 25 I2C SERIAL CONTROL

The I2C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Bidirectional data transfer between masters and slaves

- Multimaster bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus

- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus

- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer

- The I2C bus may be used for test and diagnostic purposes



Figure 25-1: I2C Bus Timing

The device's on-chip I2C logic provides the serial interface that meets the I2C bus standard mode specification. The I2C logic handles bytes transfer autonomously. It also keeps track of serial transfers, and a status register (I2STATUS) reflects the status of the I2C bus.

The I2C port, SCL and SDA are at P1.2 and P1.3. When the I/O pins are used as I2C port, user must set the pins to logic high in advance. When I2C port is enabled by setting ENS to high, the internal states will be controlled by I2CON and I2C logic hardware. Once a new status code is generated and stored in I2STATUS, the I2C interrupt flag (SI) will be set automatically. If both EA and EI2C are also in logic high, the I2C interrupt is requested. The 5 most significant bits of I2STATUS stores the internal state code, the lowest 3 bits are always zero and the content keeps stable until SI is cleared by software.

#### 25.1 SIO Port

The SIO port is a serial I/O port, which supports all transfer modes from and to the I2C bus. The SIO port handles byte transfers autonomously. To enable this port, the bit ENS1 in I2CON should be set to '1'. The CPU interfaces to the SIO port through the following six special function registers: I2CON (control register, COH), I2STATUS (status register, BDH), I2DAT (data register, BCH), I2ADDR (address registers, C1H), I2CLK (clock rate register BEH) and I2TIMER (Timer counter register, BFH). The SIO H/W interfaces to the I2C bus via two pins: SDA (P1.3, serial data line) and SCL (P1.2, serial clock line). Pull up resistor is needed for Pin P1.2 and P1.3 for I2C operation as these are 2 open drain pins.

#### 25.2 The I2C Control Registers:

The I2C has 1 control register (I2CON) to control the transmit/receive flow, 1 data register (I2DAT) to buffer the Tx/Rx data, 1 status register (I2STATUS) to catch the state of Tx/Rx, recognizable slave address register for slave mode use and 1 clock rate control block for master mode to generate the variable baud rate.

#### 25.2.1 The Address Registers, I2ADDR

I2C port is equipped with one slave address register. The contents of the register are irrelevant when I2C is in master mode. In the slave mode, the seven most significant bits must be loaded with the MCU's own slave address. The I2C hardware will react if the contents of I2ADDR are matched with the received slave address.

The I2C ports support the "General Call" function. If the GC bit is set the I2C port1 hardware will respond to General Call address (00H). Clear GC bit to disable general call function.

When GC bit is set, the I2C is in Slave mode, it can be received the general call address by 00H after Master send general call address to I2C bus, then it will follow status of GC mode. If it is in Master mode, the AA bit must be cleared when it will send general call address of 00H to I2C bus.

#### 25.2.2 The Data Register, I2DAT

This register contains a byte of serial data to be transmitted or a byte which has just been received. The CPU can read from or write to this 8-bit directly addressable SFR while it is not in the process of shifting a byte. This occurs when SIO is in a defined state and the serial interrupt flag (SI) is set. Data in I2DAT remains stable as long as SI bit is set. While data is being shifted out, data on the bus is simultaneously being shifted in; I2DAT always contains the last data byte present on the bus. Thus, in the event of arbitration lost, the transition from master transmitter to slave receiver is made with the correct data in I2DAT.

I2DAT and the acknowledge bit form a 9-bit shift register, the acknowledge bit is controlled by the SIO hardware and cannot be accessed by the CPU. Serial data is shifted through the acknowledge bit into I2DAT on the rising edges of serial clock pulses on the SCL line. When a byte has been shifted into I2DAT, the serial data is available in I2DAT, and the acknowledge bit (ACK or NACK) is returned by the control logic during the ninth clock pulse. Serial data is shifted out from I2DAT on the falling edges of SCL clock pulses, and is shifted into I2DAT on the rising edges of SCL clock pulses.



#### 25.2.3 The Control Register, I2CON

The CPU can read from and write to this 8-bit, directly addressable SFR. Two bits are affected by hardware: the SI bit is set when the I2C hardware requests a serial interrupt, and the STO bit is cleared when a STOP condition is present on the bus. The STO bit is also cleared when ENS = "0".

- ENSI Set to enable I2C serial function block. When ENS=1 the I2C serial function enables. The port latches of SDA1 and SCL1 must be set to logic high.
- STA I2C START Flag. Setting STA to logic 1 to enter master mode, the I2C hardware sends a START or repeat START condition to bus when the bus is free.
- STO I2C STOP Flag. In master mode, setting STO to transmit a STOP condition to bus then I2C hardware will check the bus condition if a STOP condition is detected this flag will be cleared by hardware automatically. In a slave mode, setting STO resets I2C hardware to the defined "not addressed" slave mode. This means it is NO LONGER in the slave receiver mode to receive data from the master transmit device.
- SI I2C Port 1 Interrupt Flag. When a new SIO state is present in the S1STA register, the SI flag is set by hardware, and if the EA and EI2C bits are both set, the I2C1 interrupt is requested. SI must be cleared by software.
- AA Assert Acknowledge control bit. When AA=1 prior to address or data received, an acknowledged (low level to SDA) will be returned during the acknowledge clock pulse on the SCL line when 1.) A slave is acknowledging the address sent from master, 2.) The receiver devices are acknowledging the data sent by transmitter. When AA=0 prior to address or data received, a Not acknowledged (high level to SDA) will be returned during the acknowledge clock pulse on the SCL line.

#### 25.2.4 The Status Register, I2STATUS

I2STATUS is an 8-bit read-only register. The three least significant bits are always 0. The five most significant bits contain the status code. There are 23 possible status codes. When I2STATUS contains F8H, no serial interrupt is requested. All other I2STATUS values correspond to defined SIO states. When each of these states is entered, a status interrupt is requested (SI = 1). A valid status code is present in I2STATUS one machine cycle after SI is set by hardware and is still present one machine cycle after SI has been reset by software.

#### 25.2.5 The I2C Clock Baud Rate Bits, I2CLK

The data baud rate of I2C is determines by I2CLK register when SIO is in a master mode. It is not important when SIO is in a slave mode. In the slave modes, SIO will automatically synchronize with any clock frequency up to 400 KHz from master I2C device.

The data baud rate of I2C setting is Data Baud Rate of I2C = Fcpu / (I2CLK+1). The Fcpu=Fosc/4. If Fosc = 16MHz, the I2CLK = 40(28H), so data baud rate of I2C = 16MHz/(4X (40 + 1)) =97.56Kbits/sec. The block diagram is as below figure.

Publication Release Date: Aug 05, 2010 Revision A02



Figure 25-2: I2C Timer Count Block Diagram

#### 25.3 Modes of Operation

The on-chip I2C ports support five operation modes, Master transmitter, Master receiver, Slave transmitter, Slave receiver, and GC call.

In a given application, I2C port may operate as a master or as a slave. In the slave mode, the I2C port hardware looks for its own slave address and the general call address. If one of these addresses is detected, and if the slave is willing to receive or transmit data from/to master(by setting the AA bit), acknowledge pulse will be transmitted out on the 9th clock, hence an interrupt is requested on both master and slave devices if interrupt is enabled. When the microcontroller wishes to become the bus master, the hardware waits until the bus is free before the master mode is entered so that a possible slave action is not interrupted. If bus arbitration is lost in the master mode, I2C port switches to the slave mode immediately and can detect its own slave address in the same serial transfer.

#### 25.3.1 Master Transmitter Mode

Serial data output through SDA while SCL outputs the serial clock. The first byte transmitted contains the slave address of the receiving device (7 bits) and the data direction bit. In this case the data direction bit (R/W) will be logic 0, and it is represented by "W" in the flow diagrams. Thus the first byte transmitted is SLA+W. Serial data is transmitted 8 bits at a time. After each byte is transmitted, an acknowledge bit is received. START and STOP conditions are output to indicate the beginning and the end of a serial transfer.

#### 25.3.2 Master Receiver Mode

In this case the data direction bit (R/W) will be logic 1, and it is represented by "R" in the flow diagrams. Thus the first byte transmitted is SLA+R. Serial data is received via SDA while SCL outputs the serial clock. Serial data is received 8 bits at a time. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are output to indicate the beginning and end of a serial transfer.

#### 25.3.3 Slave Receiver Mode

Serial data and the serial clock are received through SDA and SCL. After each byte is received, an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit.
#### 25.3.4 Slave Transmitter Mode

The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit will indicate that the transfer direction is reversed. Serial data is transmitted via SDA while the serial clock is input through SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer.

#### 25.4 Data Transfer Flow in Five Operating Modes

The five operating modes are: Master/Transmitter, Master/Receiver, Slave/Transmitter, Slave/Receiver and GC Call. Bits STA, STO and AA in I2CON register will determine the next state of the SIO hardware after SI flag is cleared. Upon complexion of the new action, a new status code will be updated and the SI flag will be set. If the I2C interrupt control bits (EA and EI2C) are enable, appropriate action or software branch of the new status code can be performed in the Interrupt service routine.

Data transfers in each mode are shown in the following figures.

\*\*\* Legend for the following five figures:



#### Figure 25-3: Legen for the following four figures

## nuvoTon



- 110 -





# nuvoTon



Revision A02



### 26 ICP(IN-CIRCUIT PROGRAM) FLASH PROGRAM

The contexts of flash in N79E825 series are empty by default. User must program the flash EPROM by external Writer device or by ICP (In-Circuit Program) tool.

In the ICP tool, the user must take note of ICP's program pins used in system board. In some application circuits, the pins are located at P1.5, P0.4 and P0.5, as below figure. During ICP programming, P1.5 must be set to high voltage (~10.5V), and keeping this voltage to update code, data and/or configure CONFIG bits. After programming completion, the high voltage of P1.5 should be released. So, it is highly recommended user power off then power on after ICP programming has completed on the system board.

Upon entry into ICP program mode, all pin will be set to quasi-bidirectional mode, and output to level "1".

The N79E825 series support programming of Flash EPROM (**16K/8K/4K/2K** bytes AP Flash EPROM) and NVM data memory (**256** bytes). User has the option to program the AP flash and NVM either individually or both.



Figure 26-1: Application Circuit of ICP

Note: 1. When using ICP to upgrade code, the P1.5, P0.4 and P0.5 must be taken within design system board.

- 2. After program finished by ICP, to suggest system power must power off and remove ICP connector then power on.
- 3. It is recommended that user performs erase function and programming configure bits continuously without any interruption.

## 27 CONFIG BITS

The N79E825 series have two CONFIG bits (CONFIG1, CONFIG2) that must be define at power up and can not be set after the program start of execution. Those features are configured through the use of two flash EPROM bytes, and the flash EPROM can be programmed and verified repeatedly. Until the code inside the Flash EPROM is confirmed OK, the code can be protected. The protection of flash EPROM (CONFIG2) and those operations on it are described below. The data of these bytes may be read by the MOVC instruction at the addresses.

## 27.1 CONFIG1



BIT	NAME	FUNCTION
7	-	Reserved.
		Reset Pin Disable bit:
6	RPD	0: Enable Reset function of Pin 1.5.
		1: Disable Reset function of Pin 1.5, and it to be used as an input port pin.
	250	Port Reset High or Low bit:
5	PRHI	0: Port reset to low state.
$\langle \odot \rangle$	3 28	1: Port reset to high state.
1	22	Brownout Voltage Select bit:
4	BOV	0: Brownout detect voltage is 3.8V.
	61	1: Brownout detect voltage is 2.5V.

# nuvoTon

#### Continued

BIT	NAME	FUNCTION	
3	-	Reserved.	
2	-	Reserved.	
1	Fosc1	CPU Oscillator Type Select bit 1	
0	Fosc0	CPU Oscillator Type Select bit 0	

#### Oscillator Configuration bits:

FOSC1	FOSC0	OSC SOURCE
0	0	4MHz ~ 20MHz crystal
0	1	Internal RC Oscillator
1	0	Reserved
1	1	External Oscillator in XTAL1

### 27.2 CONFIG2



#### C7: 16K/8K/4K/2K Flash EPROM Lock bit

This bit is used to protect the customer's program code. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the Flash EPROM data and CONFIG Registers can not be accessed again.

#### C6: 256 byte Data Flash EPROM Lock bit

This bit is used to protect the customer's data code. It may be set after the programmer finishes the programming and verifies sequence. Once this bit is set to logic 0, both the data Flash EPROM and CONFIG Registers can not be accessed again.

		335
BIT 7	BIT 6	FUNCTION DESCRIPTION
1	1	Both security of <b>16KB/8KB/4KB/2KB</b> program code and <b>256</b> Bytes data area are unlocked. They can be erased, programmed or read by Writer or ICP.
0	1	The <b>16KB/8KB/4KB/2KB</b> program code area is locked. It can't be read by Writer or ICP.
1	0	Don't support (Invalid).
0	0	Both security of <b>16KB/8KB/4KB/2KB</b> program code and <b>256</b> Bytes data area are locked. They can't be read by Writer or ICP.



## 28 ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	MIN	MAX	UNIT
DC Power Supply	VDD-VSS	-0.3	+7.0	V
Input Voltage	VIN	VSS-0.3	VDD+0.3	V
Operating Temperature	TA	-40	+85	°C
Storage Temperature	Tst	-55	+150	°C
Maximum Current into V <sub>DD</sub>		-	120	mA
Maximum Current out of V <sub>SS</sub>			120	mA
Maximum Current suck by a I/O pin			25	mA
Maximum Current sourced by a I/O pin			25	mA
Maximum Current suck by total I/O pins			75	mA
Maximum Current sourced by total I/O pins			75	mA

## 28.1 Absolute Maximum Ratings

Note: Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability



## **28.2 DC ELECTRICAL CHARACTERISTICS**

(V<sub>SS</sub> = 0V,  $T_A$  =-40~85° C, unless otherwise specified; Typical value is test at TA=25° C)

PARAMETER	SYMBOL		SPECIFI	CATION	TEST CONDITIONS	
	STMBOL	MIN.	TYP.	MAX.	UNIT	
Operating Voltage	V <sub>DD</sub>	2.7		5.5	v	V <sub>DD</sub> =4.5V ~ 5.5V @ 20MH: V <sub>DD</sub> =2.7V ~ 5.5V @ 12MH:
Operating voltage	VDD	3.0		5.5	NG3	Program and erase Data Flash.
	I <sub>DD1</sub>		15	25	mA	No load, /RST = $V_{SS}$ , $V_{DD}$ = 5.0V @ 20MHz
Operating Current	וטטי		5.5	8	mA	No load, /RST = V <sub>SS</sub> , V <sub>DD</sub> = 3.0V @ 12MHz
			19	29	mA	$V_{DD}$ = 5.0V @ 20MHz, No load, /RST = $V_{DD}$ , Run NO
	I <sub>DD2</sub>		5.5	9	mA	$V_{DD}$ = 3.0V @ 12MHz, No load, /RST = $V_{DD}$ , Run NO
Idle Current	I <sub>IDLE</sub>		11.5	15	mA	No load, V <sub>DD</sub> = 5.5V @ 20MHz
Idle Current			3	6.5	mA	No load, V <sub>DD</sub> = 3.0V @ 12MHz
	I <sub>PWDN</sub>		1	10	μΑ	No load, V <sub>DD</sub> = 5.5V @ Disable BOV function
Power Down Current			1	10	uA	No load, V <sub>DD</sub> = 3.0V @ Disable BOV function
Input Current P0, P1, P2	I <sub>IN1</sub>	-50	-	+15	μA	$V_{DD} = 5.5V, 0 < V_{IN} < V_{DD}$
Input Current /RST <sup>[*1]</sup>	I <sub>IN2</sub>	-55	-45	-30	μA	$V_{DD} = 5.5V, V_{IN}=0.45V$
Input Leakage Current P0, P1, P2 (Open Drain)	I <sub>LK</sub>	-10	-	+10	μΑ	$V_{DD} = 5.5V, 0 < V_{IN} < V_{DD}$
Logic 1 to 0 Transition Current P0, P1, P2	I <sub>TL</sub> <sup>[*3]</sup>	-500	-	-200	μA	V <sub>DD</sub> = 5.5V, VIN<2.0V
Input Low Voltage P0, P1, P2	V <sub>IL1</sub>	0	-	0.8	V	$V_{DD} = 4.5 V$
				0.6	V	$V_{DD} = 3.0V$

DC ELECTRICAL CHARACTERISTICS, continued

PARAMETER	SYMBOL		SPECIFIC		TEST CONDITIONS	
FARAMETER	STWIDOL	MIN.	TYP.	MAX.	UNIT	
Input Low Voltage	V <sub>IL3</sub>	0	- 0	0.8	V	$V_{DD} = 4.5V$
XTAL1 <sup>[*2]</sup>	V IL3	0	-	0.4	V	$V_{DD} = 3.0 V$
Input High Voltage XTAL1 <sup>[*2]</sup>	V <sub>IH3</sub>	3.5	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
XTAL1 <sup>[2]</sup>	V IH3	2.4	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 3.0V
Input High Voltage P0,	V <sub>IH1</sub>	2.4	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
P1, P2 (TTL input)		2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 3.0V
Negative going threshold (Schmitt input)	V <sub>ILS</sub>	-0.5	-	$0.3V_{DD}$	V	103
Positive going threshold (Schmitt input)	V <sub>IHS</sub>	0.7V <sub>DD</sub>	-	V <sub>DD</sub> +0. 5	V	(J)
Hysteresis voltage	V <sub>HY</sub>		$0.2V_{DD}$		V	
Source Current P0, P1, P2 (Quasi-bidirectional Mode)	I <sub>sr1</sub>	-180	-230	-360	uA	$V_{DD} = 4.5V, V_S = 2.4V$
Sink Current P0, P1, P2 (Quasi-bidirectional Mode)	I <sub>SK2</sub>	13	23	24	mA	$V_{DD} = 4.5V, V_{S} = 0.45V$
Output Low Voltage P0,		-	0.5	0.9	V	$V_{DD} = 4.5 V, I_{OL} = 20 mA$
P1, P2 (PUSH-PULL Mode)	V <sub>OL1</sub>	-	0.1	0.4	V	$V_{DD} = 2.7V, I_{OL} = 3.2 \text{ mA}$
Output High Voltage P0,		2.4	3.4	-	V	$V_{DD} = 4.5V, I_{OH} = -16mA$
P1, P2 (PUSH-PULL Mode)	V <sub>OH</sub>	1.9	2.4	-	V	$V_{DD} = 2.7V, I_{OH} = -3.2m/$
Brownout voltage with BOV=1	V <sub>BO2.5</sub>	2.4	-	2.7	V	TA = -0 to 70°C
Brownout voltage with BOV=0	V <sub>BO3.8</sub>	3.5	-	4.0	V	TA = -0 to 70°C
Brown-Out Current			1		mA	5.0V/20MHz XTAL P1.5 (RST) tie to VDI
Brown-Out Current + Power saving	'n		90		μΑ	5.0V/20MHz XTAL P1.5 (RST) tie to VDI
Comparator Reference Voltage	Vref	1.02	1.20	1.31	V	

Notes: \*1. /RST pin is a Schmitt trigger input.

\*2. XTAL1 is a CMOS input.

\*3. Pins of P0, P1 and P2 can source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when Vin approximates to 2V.

## 28.3 The ADC Converter DC ELECTRICAL CHARACTERISTICS

(VDD-VSS = 3.0~5V, TA = -40~85°C, Fosc = 20MHz, unless otherwise specified.)

PARAMETER	SYMBOL				XX	TEST CONDITIONS	
	STWIDOL	MIN.	TYP.	MAX.	UNIT		
Analog input	AVIN	V <sub>SS</sub> -0.2		V <sub>DD</sub> +0.2	V	TA	
ADC clock	ADCCLK	200KHz		5MHz	Hz	ADC circuit input clock	
Conversion time	t <sub>C</sub>		52t <sub>ADC</sub> <sup>[1]</sup>		us	NON ST	
Differential non-linearity	DNL	-1	-	+1	LSB	"AL	
Integral non-linearity	INL	-2	-	+2	LSB	2205	
Offset error	Ofe	-1	-	+1	LSB	20.0	
Gain error	Ge	-1	-	+1	%	Les .	
Absolute voltage error	Ae	-3	-	+3	LSB	The second se	

Notes: 1. tADC: The period time of ADC input clock.

## 28.4 The COMPARATOR ELECTRICAL CHARACTERISTICS

(VDD-VSS = 3.0~5V, TA = -40~85°C, Fosc = 20MHz, unless otherwise specified.)

PARAMETER	SYMBOL		SPECIFIC	TEST		
	STMIDOL	MIN.	TYP.	MAX.	UNIT	CONDITIONS
Common mode range comparator inputs	$V_{CR}$	0		V <sub>DD</sub> -0.3	V	
Common mode rejection ratio	CMRR			-50	dB	
Response time	t <sub>RS</sub>	-	30	100	ns	
Comparator enable to output valid time	t <sub>EN</sub>	-	1	5	us	
Input leakage current, comparator	I <sub>IL</sub>	-10	0	10	uA	$0 < V_{IN} < V_{DD}$

## 28.5 AC ELECTRICAL CHARACTERISTICS



Note: Duty cycle is 50%.

### 28.6 EXTERNAL CLOCK CHARACTERISTICS

PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNITS	NOTES
Clock High Time	t <sub>CHCX</sub>	12.5	gh d	-	nS	
Clock Low Time	t <sub>CLCX</sub>	12.5	1	k.	nS	
Clock Rise Time	t <sub>CLCH</sub>	-	- %	10	nS	
Clock Fall Time	t <sub>CHCL</sub>	-	- 7	10	nS	

## 28.7 AC SPECIFICATION

PARAMETER	SYMBOL	VARIABLE CLOCK MIN.	VARIABLE CLOCK MAX.	UNITS
Oscillator Frequency	1/t <sub>CLCL</sub>	0	20	MHz

## 28.8 Internal RC OSC Specification

Parameter	Sp	ecification	n (referenc	Test Conditions	
	Min.	Тур.	Max.	Unit	~ UZA
On-chip RC oscillator	-	± 50%	-	%	V <sub>DD</sub> =2.7V~5.5V, TA = -40°C ~85°C

## 28.9 TYPICAL APPLICATION CIRCUITS

CRYSTAL	C1	C2	R
4MHz ~ 20 MHz	without	without	without

The above table shows the reference values for crystal applications.



# nuvoTon

## 29 PACKAGE DIMENSIONS

29.1 20-pin SSOP







(JA DOL	DIM	ENSION	IN MM	DIME	NSION I	N INCH
SYMBOL	MIN.	NOM	MAX.	MIN.	NOM	MAX.
Α	—	_	2.00	_		0.079
A1	0.05	—	—	0.002		—
A2	1.65	1.75	1.85	0.065	0.069	0.073
b	0.22	—	0.38	0.009	—	0.015
с	0.09	—	0.25	0.004	—	0.010
D	6.90	7.20	7.50	0.272	0.283	0.295
Е	5.00	5.30	5.60	0.197	0.209	0.220
HE	7.40	7.80	8.20	0.291	0.307	0.323
е	—	0.65	—	—	0.0256	—
L	0.55	0.75	0.95	0.021	0.030	0.037
L1	—	1.25	_	-	0.050	
Y		—	0.10	—	—	0.004
θ	0	—	8	0	—	8

Figure 29-1: 20-Pin SSOP

- 124 -

# nuvoTon

29.2 20-pin SOP



Control demensions are in milmeters .	Control	demensions	are in	milmeters	
---------------------------------------	---------	------------	--------	-----------	--

	DIMENSION IN MM		DIMENSION IN INCH		
SYMBOL	MIN.	MAX.	MIN.	MAX.	
A	2.35	2.65	0.093	0.104	
A1	0.10	0.30	0.004	0.012	
b	0.33	0.51	0.013	0.020	
С	0.23	0.32	0.009	0.013	
E	7.40	7.60	0.291	0.299	
D	12.60	13.00	0.496	0.512	
e	1.27 B	SC	0.050 E	SC	
Н <sub>Е</sub>	10.00	10.65	0.394	0.419	
Y		0.10		0.004	
L	0.40	1.27	0.016	0.050	
θ	0	8	0	8	



# nuvoTon

29.3 20-pin DIP



Figure 29-2: 20L PDIP 300mil

### **30 REVISION HISTORY**

VERSION	DATE	PAGE DESCRIPTION	
A1	Dec. 03, 2009	-	Initial Issued
A2	Aug. 05, 2010	Page 124	Modify SSOP20 Package.

#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.

Please note that all data and specifications are subject to change without notice. All the trademarks of products and companies mentioned in this datasheet belong to their respective owners.