

September 2009

FDD8426H

Dual N & P-Channel PowerTrench® MOSFET

N-Channel: 40 V, 12 A, 12 m Ω P-Channel: -40 V, -10 A, 17 m Ω

Features

Q1: N-Channel

■ Max $r_{DS(on)} = 12 \text{ m}\Omega$ at $V_{GS} = 10 \text{ V}$, $I_D = 12 \text{ A}$

■ Max $r_{DS(on)}$ = 15 m Ω at V_{GS} = 4.5 V, I_D = 11 A

Q2: P-Channel

■ Max $r_{DS(on)} = 17 \text{ m}\Omega$ at $V_{GS} = -10 \text{ V}$, $I_D = -10 \text{ A}$

■ Max $r_{DS(on)} = 27 \text{ m}\Omega$ at $V_{GS} = -4.5 \text{ V}$, $I_D = -8.3 \text{ A}$

■ 100% UIL Tested

■ RoHS Compliant




General Description

These dual N and P-Channel enhancement mode Power MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench® process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.

Applications

- Inverter
- H-Bridge





MOSFET Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter			Q1	Q2	Units
V_{DS}	Drain to Source Voltage			40	-40	V
V_{GS}	Gate to Source Voltage	Gate to Source Voltage				V
	Drain Current - Continuous (Package Limited)			17	-17	
	- Continuous (Silicon Limited)	T _C = 25°C		56	-48	^
ID	- Continuous	T _A = 25°C		12	-10	Α
	- Pulsed			40	-40	
	Power Dissipation for Single Operation	$T_C = 25^{\circ}C$	(Note 1)	56	65	
P_{D}		T _A = 25°C	(Note 1a)	3	.1	W
		T _A = 25°C	(Note 1b)	1	.3	
E _{AS}	Single Pulse Avalanche Energy (Note 3)			112	162	mJ
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to	+150	°C

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case, Single Operation for Q1	(Note 1)	1.4	°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case, Single Operation for Q2	(Note 1)	1.4	C/VV

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDD8426H	FDD8426H	TO-252-4L	13"	12mm	2500units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter Test Conditions		Type	Min	Тур	Max	Units
Off Chara	octeristics						
BV _{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$ $I_D = -250 \mu A, V_{GS} = 0 V$	Q1 Q2	40 -40			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	I_D = 250 μA, referenced to 25 °C I_D = -250 μA, referenced to 25 °C	Q1 Q2		35 -32		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 32 V, V _{GS} = 0 V V _{DS} = -32 V, V _{GS} = 0 V	Q1 Q2			1 -1	μА
I _{GSS}	Gate to Source Leakage Current	V _{GS} = ±20 V, V _{DS} = 0 V	Q1 Q2			±100 ±100	nA nA

On Characteristics

V _{GS(th)}	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$	Q1	1.5	2	3.0	V
VGS(th)	Cate to course Theshold Voltage	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	Q2	-1.5	2	-3.0	V
$\Delta V_{GS(th)}$	Gate to Source Threshold Voltage	$I_D = 250 \mu A$, referenced to 25 °C	Q1		-6		mV/°C
ΔT_{J}	Temperature Coefficient	I_D = -250 μ A, referenced to 25 °C	Q2		6		IIIV/ C
		$V_{GS} = 10 \text{ V}, I_D = 12 \text{ A}$			9.3	12	
	Static Drain to Source On Resistance	$V_{GS} = 4.5 \text{ V}, I_D = 11 \text{ A}$	Q1		11	15	
_		$V_{GS} = 10 \text{ V}, I_D = 12 \text{ A}, T_J = 125 \text{ °C}$			14	22	mΩ
r _{DS(on)}		$V_{GS} = -10 \text{ V}, I_D = -10 \text{ A}$			13	17	1115.2
		$V_{GS} = -4.5 \text{ V}$, $I_{D} = -8.3 \text{ A}$	Q2		19	27	
		$V_{GS} = -10 \text{ V}, I_D = -10 \text{ A}, T_J = 125 \text{ °C}$			19	30	
a	Forward Transconductance	$V_{DD} = 5 \text{ V}, I_{D} = 12 \text{ A}$	Q1		53		S
9 _{FS}	Forward Transconductance	$V_{DD} = -5 \text{ V}, I_{D} = -10 \text{ A}$	Q2		31		3

Dynamic Characteristics

C _{iss}	Input Capacitance	Q1 V _{DS} = 20 V, V _{GS} = 0 V, f = 1MHZ	Q1 Q2	2055 1900	2735 2650	pF
C _{oss}	Output Capacitance	Q2	Q1 Q2	255 330	335 440	pF
C _{rss}	Reverse Transfer Capacitance	$V_{DS} = -20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{MHZ}$	Q1 Q2	165 200	245 300	pF
Rg	Gate Resistance		Q1 Q2	1.1 3.3		Ω

Switching Characteristics

t _{d(on)}	Turn-On Delay Time	Q1	_	Q1 Q2	9.7 9.7	20 20	ns
t _r	Rise Time	22	$V_{DD} = 20 \text{ V}, I_{D} = 12 \text{ A},$ $V_{GS} = 10 \text{ V}, R_{GEN} = 6 \Omega$		4.9 6.9	10 14	ns
t _{d(off)}	Turn-Off Delay Time	Q2 V _{DD} = -20 V, I _D = -10	n Α	Q1 Q2	27 32	43 51	ns
t _f	Fall Time	$V_{GS} = -10 \text{ V}, R_{GEN} =$		Q1 Q2	3.7 7.5	10 15	ns
$Q_{g(TOT)}$	Total Gate Charge	$V_{GS} = 0 \text{ V to } 10 \text{ V}$ $V_{GS} = 0 \text{ V to } -10 \text{ V}$	Q1 Vpp = 20 V	Q1 Q2	38 37	53 52	nC
Q _{g(TOT)}	Total Gate Charge	$V_{GS} = 0 \text{ V to 5 V} $ $V_{GS} = 0 \text{ V to -5 V} $	I _D = 12 A	Q1 Q2	20 20	28 28	nC
Q _{gs}	Gate to Source Charge		Q2 V _{DD} = -20 V,	Q1 Q2	6.3 6.6		nC
Q _{gd}	Gate to Drain "Miller" Charge		I _D = -10 A	Q1 Q2	7.1 8		nC

Units

Electrical Characteristics $T_J = 25^{\circ}C$ unless otherwise noted

Parameter

Drain-So	Drain-Source Diode Characteristics							
V	Source-Drain Diode Forward Voltage	$V_{GS} = 0 \text{ V, } I_S = 12 \text{ A}$ (Note 2) $V_{GS} = 0 \text{ V, } I_S = -10 \text{ A}$ (Note 2)	Q1		0.8	1.2	V	
V_{SD}	Source-Drain blode i orward voltage	$V_{GS} = 0 \text{ V}, I_{S} = -10 \text{ A}$ (Note 2)	Q2		-0.8	-1.2	v	
	Reverse Recovery Time	Q1	Q1		22	35	no	
^L rr	Reverse Recovery Time	$I_F = 12 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	Q2		25	40	ns	
0	Reverse Recovery Charge	Q2	Q1		11	20	nC	
Q_{rr}	Reverse Recovery Charge	$I_F = -10 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s}$	Q2		14	22	110	

Test Conditions

Type

Min


Тур

Max

Notes

Symbol

1. $R_{\theta JA}$ is determined with the device mounted on a 1in^2 pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. $R_{\theta JC}$ is guaranteed by design while $R_{\theta CA}$ is determined by the user's board design.



- 2. Pulse Test: Pulse Width < 300 $\mu\text{s},$ Duty cycle < 2.0%.
- 3. Starting $T_J = 25$ °C, N-ch: L = 1 mH, $I_{AS} = 15$ A, $V_{DD} = 36$ V, $V_{GS} = 10$ V; P-ch: L = 1 mH, $I_{AS} = -18$ A, $V_{DD} = -36$ V, $V_{GS} = -10$ V.

3

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode **Forward Voltage vs Source Current**

Typical Characteristics (Q1 N-Channel) T_J = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 9. Unclamped Inductive Switching Capability




Figure 11. Forward Bias Safe Operating Area




Figure 8. Capacitance vs Drain to Source Voltage




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 12. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q1 N-Channel) $T_J = 25$ °C unless otherwise noted




Figure 13. Junction-to-Case Transient Thermal Response Curve




Figure 14. Junction-to-Ambient Transient Thermal Response Curve

Typical Characteristics (Q2 P-Channel) T_J = 25 °C unless otherwise noted




Figure 15. On- Region Characteristics




Figure 16. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 17. Normalized On-Resistance vs Junction Temperature




Figure 18. On-Resistance vs Gate to Source Voltage




Figure 19. Transfer Characteristics




Figure 20. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics (Q2 P-Channel) T_J = 25°C unless otherwise noted




Figure 21. Gate Charge Characteristics




Figure 23. Unclamped Inductive Switching Capability




Figure 25. Forward Bias Safe Operating Area




Figure 22. Capacitance vs Drain to Source Voltage




Figure 24. Maximum Continuous Drain Current vs Case Temperature




Figure 26. Single Pulse Maximum Power Dissipation

Typical Characteristics (Q2 P-Channel) T_J = 25 °C unless otherwise noted




Figure 27. Junction-to-Case Transient Thermal Response Curve








Figure 28. Junction-to-Ambient Transient Thermal Response Curve


Dimensional Outline and Pad Layout















TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ Auto-SPM™ Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL™

Current Transfer Logic™ EcoSPARK® EfficentMax™

EZSWITCHTM*

airchild[®] Fairchild Semiconductor®

FACT Quiet Series™ FACT®

FAST[®] FastvCore™ FETBench™ FlashWriter® * F-PFS™ FRFET®

Global Power ResourceSM Green FPS™ Green FPS™ e-Series™

Gmax™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck^{TI} MICROCOUPLER™

MicroFETTI MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™ QFET®

QSTM Quiet Series™ RapidConfigure™

Saving our world, 1mW /W /kW at a time™ SmartMax™

SMART START™ SPM®

STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™ Sync-Lock™

SYSTEM ®'

The Power Franchise®

jjuwer' TinyBoost™ TinyBuck™ TinyCalc™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ TriFault Detect™ TRUECURRENT***

I IHC Ultra FRFET™ UniFET™ **VCXTM** VisualMax™ XSTM

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE
EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.Fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.	
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.