

LAN8670/1/2

10BASE-T1S Ethernet PHY Transceiver Product Brief

Description

The LAN8670/1/2 is a high-performance 10BASE-T1S single-pair Ethernet PHY transceiver for 10 Mbit/s halfduplex networking over a single pair of conductors. Utilizing standard Ethernet technology in sensor/ actuator networks reduces application costs by eliminating gateways necessary with legacy networking technologies. The ability to connect multiple PHYs onto a common mixing segment further saves implementation costs by reducing cabling and switch ports. The LAN8670/1/2 is designed for use in high-reliability cost sensitive industrial, backplane, and building automation sensor/actuator applications.

Highlights

- High-performance 10BASE-T1S Ethernet PHY
 - Designed according to IEEE Std 802.3cg-2019[™]
 - 10 Mbit/s over single balanced pair
 - Half-duplex point-to-point link segments up to at least 15m
 - Half-duplex multidrop mixing segments up to at least 25m with up to at least 8 PHYs
- Media Independent Interface (MII) and Reduced Media Independent Interface (RMII)
 - 2.5 MHz MII clock mode
 - 50 MHz RMII clock mode
 - Serial Management Interface (SMI) for rapid register access
 - Comprehensive status interrupt support
- Carrier Sense Multiple Access / Collision Detection (CSMA/CD) media access control

- Physical Layer Collision Avoidance (PLCA)
 - Allows for high bandwidth utilization by avoiding collisions on the physical layer
 - Burst mode for transmission of multiple packets for high packet rate latency-sensitive applications
- Enhanced electromagnetic compatibility / electromagnetic interference (EMC/EMI) performance
 - Low RF emissions
 - Robust against injected currents and network cable shorts to ground or battery
 - Simple low cost analog front-end
- Single 3.3V supply with integrated 1.8V regulator
- Small footprint VQFN packaging with wettable flanks
 - LAN8670 32-pin (5 x 5 mm)
 - LAN8671 24-pin (4 x 4 mm)
 - LAN8672 36-pin (6 x 6 mm)
- -40°C to +125°C extended temperature range
- Microchip Functional Safety Ready

Target Applications

- Sensor/actuator networks operating at high bandwidth
- Microphone networks delivering audio streams for beamforming, hands-free microphones, etc.
- Backplane communication
- Industrial control cabinets and machine control
- Building automation

To Our Valued Customers

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at docerrors@microchip.com or fax the Reader Response Form in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

Table of Contents

Des	criptio	٦	1			
To (Dur Val	ued Customers	2			
1.	1. Preface4					
	1.1.	Buffer Types	4			
2.	Introd	uction	5			
	2.1.	General Description	5			
3.	Pin De	escription and Configuration	7			
	3.1.	LAN8670 Pin Assignments	7			
	3.2.	LAN8671 Pin Assignments	9			
	3.3.	LAN8672 Pin Assignments1	0			
	3.4.	Pin Descriptions	2			
	3.5.	Configuration Straps1	4			
4.	Packa	ging Information1	6			
	4.1.	32-VQFN (LAN8670 Only) 1	6			
	4.2.	24-VQFN (LAN8671 Only) 1	9			
	4.3.	36-VQFN (LAN8672 Only)	2			
5.	Packa	ge Marking Information2	5			
The	Micro	chip Website2	7			
Pro	duct Cl	nange Notification Service2	7			
Cus	tomer	Support	7			
Mic	rochip	Devices Code Protection Feature2	7			
Leg	al Noti	ce2	8			
Tra	Trademarks					
Qua	Quality Management System					
	Worldwide Sales and Service					

1. Preface

1.1 Buffer Types

Table 1-1. LAN8670/1/2 Buffer Type Descriptions

Buffer	Description
AI	Analog input
AO	Analog output
AIO	Analog bi-directional
ICLK	Oscillator input
OCLK	Crystal oscillator output
Р	Power
PD	 55 kΩ (typical) internal pull-down. Unless otherwise noted in the pin description, internal pull-downs are always enabled. Internal pull-down resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled low, an external resistor must be added.
PU	$55 \text{ k}\Omega$ (typical) internal pull-up. Unless otherwise noted in the pin description, internal pull-ups are always enabled. Internal pull-up resistors prevent unconnected inputs from floating. Do not rely on internal resistors to drive signals external to the device. When connected to a load that must be pulled high, an external resistor must be added.
VIS-VDDP	3.3V Schmitt-triggered input (VDDP power domain)
VO-VDDP	3.3V output (VDDP power domain)
VOH-VDDP	3.3V high-speed output (VDDP power domain)
VOD-VDDP	3.3V open-drain output (VDDP power domain)

Note: Digital signals are not 5V tolerant unless specified.

2. Introduction

2.1 General Description

The Microchip LAN8670/1/2 is a compact, low power, and cost-effective single-port 10BASE-T1S Ethernet physical layer transceiver designed according to the IEEE Std 802.3cg-2019 specification. The device provides 10 Mbit/s half-duplex transmit and receive capability over single-balanced pair medium such as Unshielded Twisted Pair (UTP) cable. The LAN8670/1/2 is designed for use in applications requiring extended temperature range (-40°C to +125°C). The device is also compliant to industrial EMC and EMI requirements. The single power supply and simple analog front end simplifies its integration into small form factor applications.

The LAN8670/1/2 allows for the creation of both multidrop and point-to-point network topologies. Point-to-point link segments of up to at least 15m in length are supported. The multidrop mode supports up to at least 8 PHYs connected to a common mixing segment of up to at least 25m in length. The ability to connect multiple PHYs to a common mixing segment reduces weight and implementation costs by reducing cabling and switch ports.

The LAN8670/1/2 supports communication with an Ethernet MAC via standard MII/RMII interfaces. An integrated serial management interface (SMI) provides rapid register access and configuration at up to 4 MHz.

Access to the physical medium is managed by CSMA/CD and optionally supplemented by Physical Layer Collision Avoidance (PLCA).

The LAN8670/1/2 is designed to be used in functional safety related applications.

The Microchip LAN8670/1/2 family includes the following devices:

- LAN8670
- LAN8671
- LAN8672

Device specific features that do not pertain to the entire LAN8670/1/2 family are called out independently throughout this document. Table 2-1 below provides a summary of the feature differences between family members.

Table 2-1. LAN8670/1/2 Family Feature Matrix

Part Number	Package	MII Support	RMII Support	PLCA Support	-40 ⁰ to +125 ⁰ C
LAN8670	32-VQFN	х	х	Х	х
LAN8671	24-VQFN		х	Х	Х
LAN8672	36-VQFN	х		Х	X

A system-level block diagram and internal block diagram of the LAN8670/1/2 are shown in the following figures.

Figure 2-1. LAN8670/1/2 System-Level Block Diagram



Figure 2-2. LAN8670/1/2 Internal Block Diagram



3. Pin Description and Configuration

The pin assignments and descriptions for the LAN8670/1/2 are detailed in the following sections. Pin buffer type definitions are detailed in the Buffer Types section.

Related Links

1.1 Buffer Types

3.1 LAN8670 Pin Assignments

Figure 3-1. LAN8670 32-VQFN Pin Assignments



Note: Exposed pad (VSS) on bottom of package must be connected to ground.

Note: Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor.

LAN8670/1/2 Pin Description and Configuration

in Num	Pin Name	Pin Num	Pin Name
1	DNC	17	RXCLK
2	COL	18	VDDP
3	TXD3	19	RXD1/PHYAD3
4	TXD2	20	RXDV/CRSDV/PHYAD1
5	TXD1	21	RXER/ <u>PHYAD0</u>
6	TXD0	22	IRQ_N
7	TXEN	23	RXD2/MODE0
8	VDDP	24	RXD3/MODE1
9	DNC	25	VDDA
10	RESET_N	26	RBIAS
11	TXER	27	XTI/REFCLKIN
12	TXCLK	28	XTO
13	MDC	29	VDDA
14	MDIO	30	TRXP
15	CRS/ <u>PHYAD4</u>	31	TRXN
16	RXD0/PHYAD2	32	VSS

Table 3-1. LAN8670 32-VQFN Pin Assignments

3.2 LAN8671 Pin Assignments

Figure 3-2. LAN8671 24-VQFN Pin Assignments



Note: Exposed pad (VSS) on bottom of package must be connected to ground.

Note: Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor.

Table 3-2. LAN8671 24-VQFN Pin Assignments

Pin Num	Pin Name	Pin Num	Pin Name
1	VSS	13	VDDP
2	DNC	14	CRSDV/ <u>PHYAD1</u>
3	TXD1	15	RXER/PHYAD0
4	TXD0	16	IRQ_N
5	TXEN	17	DNC
6	VDDP	18	VDDA
7	DNC	19	RBIAS
8	RESET_N	20	REFCLKIN
9	MDC	21	DNC
10	MDIO	22	VDDA
11	RXD0/PHYAD2	23	TRXP
12	RXD1/PHYAD3	24	TRXN

3.3 LAN8672 Pin Assignments

Figure 3-3. LAN8672 36-VQFN Pin Assignments



Note: Exposed pad (VSS) on bottom of package must be connected to ground.

Note: Configuration straps are identified by an underlined symbol name. Signals that function as configuration straps must be augmented with an external resistor.

LAN8670/1/2 Pin Description and Configuration

in Num	Pin Name	Pin Num	Pin Name
1	DNC	19	RXCLK
2	COL	20	VDDP
3	TXCLK	21	RXD1/ <u>PHYAD3</u>
4	TXD3	22	RXDV/ <u>PHYAD1</u>
5	TXD2	23	RXER/ <u>PHYAD0</u>
6	TXD1	24	IRQ_N
7	TXD0	25	RXD2/MODE0
8	TXEN	26	RXD3/MODE1
9	VDDP	27	DNC
10	DNC	28	NC
11	RESET_N	29	VDDA
12	TXER	30	RBIAS
13	VSS	31	XTI
14	DNC	32	ХТО
15	MDC	33	VDDA
16	MDIO	34	TRXP
17	CRS/ <u>PHYAD4</u>	35	TRXN
18	RXD0/PHYAD2	36	VSS

Table 3-3. LAN8672 36-VQFN Pin Assignments

3.4 Pin Descriptions

This section contains descriptions of the various LAN8670/1/2 pins. The "_N" symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. For example, RESET_N indicates that the reset signal is active low. When "_N" is not present after the signal name, the signal is asserted when at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of "active low" and "active high" signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

Pin buffer type definitions are detailed in the Buffer Types section.

Name	Symbol	Buffer Type	Description
Transmit Data 0	TXD0	VIS-VDDP	Transmit data bus bit 0 (all modes)
Transmit Data 1	TXD1	VIS-VDDP	Transmit data bus bit 1 (all modes)
Transmit Data 2 (MII Mode)	TXD2	VIS-VDDP	Transmit data bus bit 2 (MII mode) In RMII mode, this signal is not used and is internally pulled- down to VSS.
Transmit Data 3 (MII Mode)	TXD3	VIS-VDDP	Transmit data bus bit 3 (MII mode) In RMII mode, this signal is not used and is internally pulled- down to VSS.
Transmit Error (MII Mode)	TXER	VIS-VDDP	This signal is asserted to indicate that an error was detected somewhere in the packet presently being transferred to the transceiver. This pin is unused in RMII mode and should be connected to VSS.
Transmit Enable	TXEN	VIS-VDDP	Indicates that valid transmission data is present on TXD[3:0]. In RMII mode, only TXD[1:0] provide valid data. Note: A pull-down resistor is recommended to prevent incidental transmission if the MAC does not actively pull-down or drive this pin low at all times during its reset and initialization.
Transmit Clock (MII Mode)	TXCLK	VO-VDDP	2.5 MHz clock used to latch data from the MAC into the transceiver.In RMII mode, this pin is unused and is driven low. It should be left unconnected.
Receive Data 0	RXD0	VOH-VDDP	Receive data bus bit 0 (all modes)
Receive Data 1	RXD1	VOH-VDDP	Receive data bus bit 1 (all modes)
Receive Data 2 (MII Mode)	RXD2	VO-VDDP	Receive data bus bit 2 (MII mode) In RMII mode, this pin is unused and is driven low.
Receive Data 3 (MII Mode)	RXD3	VO-VDDP	Receive data bus bit 3 (MII mode) In RMII mode, this pin is unused and is driven low.
Receive Error	RXER	VOH-VDDP	This signal is asserted to indicate that an error was detected somewhere in the packet presently being transferred from the transceiver. This signal is optional in RMII mode.

Table 3-4. MII/RMII Signals

LAN8670/1/2 Pin Description and Configuration

continued	continued				
Name	Symbol	Buffer Type	Description		
Receive Data Valid (MII Mode)	RXDV	VOH-VDDP	Indicates that recovered and decoded data is available on the RXD[3:0] pins. This signal is not used in RMII mode.		
Receive Clock (MII Mode)	RXCLK	VO-VDDP	In MII mode, this pin is the 2.5 MHz receive clock output. In RMII mode, this pin is unused and is driven low. It should be left unconnected.		
Carrier Sense / Receive Data Valid (RMII Mode)	CRSDV	VOH-VDDP	This signal is asserted to indicate the receive medium is non- idle in RMII mode. This signal is not used in MII mode.		
Collision Detect (MII Mode)	COL	VO-VDDP	Collision Detect. In RMII mode, this pin is unused and is driven low.		
Carrier Sense (MII Mode)	CRS	VO-VDDP	Carrier Sense. In RMII mode, this pin is unused and is driven low.		

Table 3-5. Ethernet Transceiver Pins

Name	Symbol	Buffer Type	Description
Ethernet TX/RX Positive Terminal	TRXP	AIO	Positive terminal for transmit/receive signal.
Ethernet TX/RX Negative Terminal	TRXN	AIO	Negative terminal for transmit/receive signal.

Table 3-6. Serial Management Interface (SMI) Pins

Name	Symbol	Buffer Type	Description
SMI Data Input/Output	MDIO	VIS-VDDP /	Serial Management Interface data input/output.
		VO-VDDP	
SMI Clock	MDC	VIS-VDDP	Serial Management Interface clock.

Table 3-7. Miscellaneous Pins

Name	Symbol	Buffer Type	Description
External 25 MHz Crystal Input	ХТІ	ICLK	External 25 MHz crystal input.
External Clock Input	REFCLKIN	ICLK	Single-ended clock oscillator input. A frequency of 25 MHz shall be used in all modes except RMII, which requires 50 MHz. Note: When using a single-ended clock oscillator, XTO must be left unconnected with <10 pF stray capacitance.
External 25 MHz Crystal Output	хто	OCLK	External 25 MHz crystal output. Note: When using a single-ended clock oscillator on XTI/ REFCLKIN, this pin must be left unconnected with <10 pF stray capacitance.
Interrupt	IRQ_N	VOD-VDDP	Device interrupt. Active low and open drain. Note: When used, this pin requires a $10 \text{ k}\Omega$ (typical) pull-up to VDDP. Note: This pin is to be unconnected when unused.
System Reset	RESET_N	VIS-VDDP	System reset. This pin is active low. If unused, this pin must be pulled-up to VDDP.

LAN8670/1/2 Pin Description and Configuration

continued					
Name	Symbol	Buffer Type	Description		
Bias Resistor	RBIAS	AIO	External bias resistor connection pin. This pin requires connection of a $12.4 k\Omega$ resistor to ground. Note: The resistor must be within $\pm 1\%$ tolerance across the entire expected operating temperature range.		
Do Not Connect	DNC	-	Pin is internally connected. The pin must be left floating externally.		
No Connect	NC	-	Pin is not connected internally. The pin should be left floating externally.		

Table 3-8. Configuration Straps

Name	Symbol	Buffer Type	Description
Operating Mode Configuration Straps 1-0	<u>MODE[1:0]</u>	VIS-VDDP	These configuration straps are used to select the device's default mode of operation. See Section 3.5, Configuration Straps for additional information.
PHY Address Configuration Straps 4-0	<u>PHYAD[4:0]</u>	VIS-VDDP	These configuration straps are used to select the device's default PHY SMI address. See Section 3.5, Configuration Straps for additional information.

Table 3-9. Power Pins

Name	Symbol	Buffer Type	Description
+3.3V Switched I/O Power Supply Input	VDDP	Ρ	+3.3V switched I/O power supply input.
+3.3V Switched Analog Power Supply Input	VDDA	Р	+3.3V switched analog power supply input.
Ground	VSS	Ρ	Common ground. This exposed pad must be connected to the ground plane with a via array.

3.5 Configuration Straps

Configuration straps allow various features of the device to be automatically configured to user defined values. Configuration straps are identified by an underlined symbol name in the pin assignment lists and are latched on Power-On Reset (POR) and pin reset (RESET_N). Configuration straps do not have internal resistors to prevent the signal from floating when unconnected.



Important: External pull-up or pull-down resistors must be sized appropriately (10 k Ω , typical) to ensure that the configuration straps reach the required voltage level prior to latching at reset.

3.5.1 Device Mode (MODE[1:0])

The $\underline{MODE[1:0]}$ configuration straps control various device modes. When the RESET_N pin is negated, the associated register bit values are loaded according to the $\underline{MODE[1:0]}$ configuration straps and the device is configured. When a soft reset occurs via the Soft Reset bit of the Basic Control Register, the configuration of the device is controlled by the register bit values and the $\underline{MODE[1:0]}$ configuration straps have no affect.

The device's mode may be configured using the hardware configuration straps as summarized in Table 3-10 below.

Note: As the LAN8672 only supports operation in MII mode, the MODE[1:0] configuration straps must be set to 01b.

Table 3-10. MODE[1:0] Configuration Straps

MODE[1:0]	Definition
00b	Reserved
01b	PHY is placed in MII mode with 25 MHz crystal
10b	PHY is placed in RMII mode with 50 MHz REFCLKIN
11b	Reserved

3.5.2 PHY Address (PHYAD[4:0])

The <u>PHYAD[4:0]</u> configuration straps are driven high or low to give each PHY a unique SMI address. This address is latched into an internal register at the end of a hardware reset. In a multi-transceiver application (such as a switch), the controller is able to manage each transceiver via the unique address. Each transceiver checks each management data frame for a matching address in the relevant bits. When a match is recognized, the transceiver responds to that particular frame.

The LAN8670/2 SMI address must be configured using the <u>PHYAD[4:0]</u> hardware configuration straps to any value between 0x00 and 0x1F. The LAN8671 SMI address must be configured using the <u>PHYAD[3:0]</u> hardware configuration straps to any value between 0x00 and 0x0F.

4. Packaging Information

4.1 32-VQFN (LAN8670 Only)

32-Lead Very Thin Plastic Quad Flat, No Lead Package (LMX) - 5x5x1.0 mm Body [VQFN] With 3.4 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	Ν	ILLIMETER	S
Dimensior	Limits	MIN	NOM	MAX
Number of Terminals	N		32	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D		5.00 BSC	
Exposed Pad Length	D2	3.30	3.40	3.50
Overall Width	E	5.00 BSC		
Exposed Pad Width	E2	3.30	3.40	3.50
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed Pad	К	0.20	-	-
Exposed Pad Corner Chamfer	СН		0.35 REF	
Step Height	A4	0.10	-	0.19
Step Length	D3	0.035	0.060	0.085

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-500 Rev B Sheet 1 of 2



32-Lead Very Thin Plastic Quad Flat, No Lead Package (LMX) - 5x5x1.0 mm Body [VQFN] With 3.4 mm Exposed Pad and Stepped Wettable Flanks

Microchip Technology Drawing C04-500 Rev B Sheet 1 of 2

32-Lead Very Thin Plastic Quad Flat, No Lead Package (LMX) - 5x5x1.0 mm Body [VQFN] With 3.4 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Ν	IILLIMETER	S	
Dimension	I Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			3.50
Center Pad Length	Y2			3.50
Contact Pad Spacing	C1		4.90	
Contact Pad Spacing	C2		4.90	
Contact Pad Width (32)	X1			0.30
Contact Pad Length (32)	Y1			0.85
Contact Pad to Center Pad (32)	G1	0.20		
Contact Pad to Contact Pad (X28)	G2	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch EV			1.20	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2500 Rev B

4.2 24-VQFN (LAN8671 Only)

24-Lead Very Thin Plastic Quad Flat, No Lead Package (U3B) - 4x4 mm Body [VQFN] With 2.6mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy ZCY



Microchip Technology Drawing C04-21483 Rev A Sheet 1 of 2

24-Lead Very Thin Plastic Quad Flat, No Lead Package (U3B) - 4x4 mm Body [VQFN] With 2.6mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy ZCY

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





CONFIGURATIONS



	Units	Ν	ILLIMETER	S
Dimension		MIN	NOM	MAX
Number of Terminals	N		24	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.85	0.90
Standoff	A1	0.00	0.035	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.50	2.60	2.70
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	2.50	2.60	2.70
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.35	0.40	0.45
Terminal-to-Exposed-Pad	К	0.20	-	-
Wettable Flank Step Length	D3	-	-	0.085
Wettable Flank Step Height	A4	0.10	-	0.19

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21483 Rev A Sheet 2 of 2

24-Lead Very Thin Plastic Quad Flat, No Lead Package (U3B) - 4x4 mm Body [VQFN] With 2.6mm Exposed Pad and Stepped Wettable Flanks; Atmel Legacy ZCY

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Ν	<i>IILLIMETER</i>	S	
Dimensior	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	X2			2.70
Optional Center Pad Length	Y2			2.70
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X24)	X1			0.30
Contact Pad Length (X24)	Y1			0.85
Contact Pad to Center Pad (X24)	G1	0.23		
Contact Pad to Contact Pad (20)	G2	0.20		
Thermal Via Diameter			0.30	
Thermal Via Pitch EV			1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-23483 Rev A Sheet 1 of 2

4.3 36-VQFN (LAN8672 Only)

36-Lead Very Thin Plastic Quad Flat, No Lead Package (LNX) - 6x6x1.0 mm Body [VQFN] With 4.4 mm Exposed Pad and Stepped Wettable Flanks



Microchip Technology Drawing C04-501 Rev B Sheet 1 of 2

36-Lead Very Thin Plastic Quad Flat, No Lead Package (LNX) - 6x6x1.0 mm Body [VQFN] With 4.4 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	N	IILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Number of Terminals	N		36	
Pitch	е		0.50 BSC	
Overall Height	Α	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.203 REF		
Overall Length	D		6.00 BSC	
Exposed Pad Length	D2	4.30	4.40	4.50
Overall Width	E	6.00 BSC		
Exposed Pad Width	E2	4.30	4.40	4.50
Terminal Width	b	0.20	0.25	0.30
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	K	0.20	-	-
Exposed Pad Corner Chamfer	СН		0.35 REF	
Step Height	A4	0.10	-	0.19
Step Length	D3	0.035	0.060	0.085

Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Package is saw singulated

3. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-501 Rev B Sheet 2 of 2

36-Lead Very Thin Plastic Quad Flat, No Lead Package (LNX) - 6x6x1.0 mm Body [VQFN] With 4.4 mm Exposed Pad and Stepped Wettable Flanks

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Ν	IILLIMETER	S	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Center Pad Width	X2			4.50
Center Pad Length	Y2			4.50
Contact Pad Spacing	C1		5.90	
Contact Pad Spacing	C2		5.90	
Contact Pad Width (Xnn)	X1			0.30
Contact Pad Length (Xnn)	Y1			0.85
Contact Pad to Center Pad (Xnn)	G1	0.20		
Contact Pad to Contact Pad (Xnn)	G2	0.20		
Thermal Via Diameter	V		0.33	
Thermal Via Pitch EV			1.20	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2501 Rev B

5. Package Marking Information

Figure 5-1. LAN8670 Top Mark



Legend:			
-	LAN8670	Device Identifier	
	rr	Product Revision Code	
	уу	last two digits of Assembly Year	
	ww	Assembly Work Week	
	nnn	Tracking Number	
	сс	Country of Origin Abbreviation (optional)	
	e 3	Pb-free JEDEC designator for Matte Tin (Sn)	
	*	This package is Pb-free. The Pb-free JEDEC designator (③) can be found on the outer packaging for this package.	

Figure 5-2. LAN8671 Top Mark



Legend:			
-	8671	Device Identifier (LAN8671)	
	rr	Product Revision Code	
	у	last digit of Assembly Year	
	ww	Assembly Work Week	
	nnn	Tracking Number	
	CC	Country of Origin Abbreviation (optional)	
	e 3	Pb-free JEDEC designator for Matte Tin (Sn)	
	*	This package is Pb-free. The Pb-free JEDEC designator (③) can be found on the outer packaging for this package.	

Figure 5-3. LAN8672 Top Mark



Legend:		
	LAN8672	Device Identifier
	rr	Product Revision Code
	уу	last two digits of Assembly Year
	ww	Assembly Work Week
	nnn	Tracking Number
	CC	Country of Origin Abbreviation (optional)
	@ 3	Pb-free JEDEC designator for Matte Tin (Sn)
	*	This package is Pb-free. The Pb-free JEDEC designator (3)
		can be found on the outer packaging for this package.

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- · Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code
 protection does not mean that we are guaranteeing the product is "unbreakable." Code protection is constantly
 evolving. We at Microchip are committed to continuously improving the code protection features of our products.
 Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act.
 If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue
 for relief under that Act.

Legal Notice

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

[©] 2021, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-8406-6

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

ASIA/PACIFIC		
Austrolia Sudrau	ASIA/PACIFIC	EUROPE
	-	Austria - Wels Tel: 43-7242-2244-39
		Fax: 43-7242-2244-39
		Denmark - Copenhagen
•		Tel: 45-4485-5910
		Fax: 45-4485-2829
•. •	•	Finland - Espoo
		Tel: 358-9-4520-820
•••		France - Paris
		Tel: 33-1-69-53-63-20
-		Fax: 33-1-69-30-90-79
		Germany - Garching
-		Tel: 49-8931-9700
		Germany - Haan
		Tel: 49-2129-3766400
		Germany - Heilbronn
		Tel: 49-7131-72400
		Germany - Karlsruhe
-		Tel: 49-721-625370
		Germany - Munich
China - Shanghai	Singapore	Tel: 49-89-627-144-0
		Fax: 49-89-627-144-44
China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
China - Suzhou	Taiwan - Taipei	Italy - Milan
Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
China - Xiamen		Tel: 31-416-690399
Tel: 86-592-2388138		Fax: 31-416-690340
China - Zhuhai		Norway - Trondheim
Tel: 86-756-3210040		Tel: 47-72884388
		Poland - Warsaw
		Tel: 48-22-3325737
		Romania - Bucharest
		Tel: 40-21-407-87-50
		Spain - Madrid
		Tel: 34-91-708-08-90
		Fax: 34-91-708-08-91
		Sweden - Gothenberg
		Tel: 46-31-704-60-40
		Sweden - Stockholm
		Tel: 46-8-5090-4654
		UK - Wokingham
		Tel: 44-118-921-5800
		Fax: 44-118-921-5820
		1 a. ++-110-321-3020
	Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai	Tel: 61-2-9868-6733 Tel: 91-80-3090-4444 China - Beijing India - New Delhi Tel: 86-10-8569-7000 Tel: 91-11-4160-8631 China - Chengdu India - Pune Tel: 86-28-8665-5511 Tel: 91-20-4121-0141 China - Chongqing Japan - Osaka Tel: 86-23-8980-9588 Tel: 81-6-6152-7160 China - Dongguan Japan - Tokyo Tel: 86-769-8702-9880 Tel: 81-3-6880-3770 China - Guangzhou Korea - Daegu Tel: 86-71-8792-8115 Tel: 82-2-554-7200 China - Hong Kong SAR Malaysia - Kuala Lumpur Tel: 86-571-8792-8115 Tel: 60-3-7651-7906 China - Nanjing Malaysia - Penang Tel: 86-512-8502-7355 Tel: 60-3-2634-9065 China - Shanghai Singapore Tel: 86-21-3326-8000 Tel: 86-334-8870 Tel: 86-24-2334-2829 Tel: 86-3577-8366 China - Shenyang Taiwan - Hsin Chu Tel: 86-755-8864-2200 Tel: 886-3-771-830 China - Suzhou Taiwan - Taipei Tel: 86-186-6233-1526 Tel: 886-2-2508-6600 China - Suzhou Taiwan - Taipei Tel: 86-27-5980-5300 <

Product Brief