

# S-89530A/89531A Series

www.ablic.com

# MINI ANALOG SERIES 0.7 µA Rail-to-Rail CMOS COMPARATOR

© ABLIC Inc., 2001-2015 Rev.4.1\_02

The mini analog series is a group of ICs that incorporate a general-purpose analog circuit in an ultra-small package.

The S-89530A/89531A Series are CMOS type comparators that feature Rail-to-Rail<sup>\*1</sup> I/O and can be driven at a lower voltage and lower current consumpsion than existing comparators, making the S-89530A/89531A for use in battery-powered compact portable devices.

\*1. Rail-to-Rail is a registered trademark of Motorola Inc.

#### ■ Features

Can be driven lower voltage than existing

general-purpose comparators:  $V_{DD} = 0.9 \text{ V to } 5.5 \text{ V}$ • Low current consumption:  $I_{DD} = 0.7 \mu\text{A (Typ.)}$ 

• Rail-to-Rail wide input and output voltage range:

 $V_{\text{CMR}} = V_{\text{SS}}$  to  $V_{\text{DD}}$ 

Low input offset voltage: 5.0 mV max.

Lead-free, Sn100%, halogen-free\*1

\*1. Refer to "■ Product Code List" for details.

#### ■ Applications

- · Cellular phones
- PDAs
- Notebook PCs
- · Digital cameras
- · Digital video cameras

#### ■ Package

Dookogo Namo	Drawing Code					
Package Name	Package	Tape	Reel			
SC-88A	NP005-B-P-SD	NP005-B-C-SD	NP005-B-R-SD			

#### **■** Product Code List

#### Table 1

Input Offset Voltage	Product Name (Single)
$V_{IO} = 10 \text{ mV max}.$	S-89530ACNC-HCBTF□
$V_{IO} = 5 \text{ mV max}.$	S-89531ACNC-HCCTF□

Remark D: G, S or U

# **■** Pin Configuration




		Table 2	
Pin No.	Symbol	Description	Internal Equivalent Circuit
1	IN(+)	Non-inverted input pin	Figure 3
2	VSS	GND pin	_
3	IN(-)	Inverted input pin	Figure 3
4	OUT	Output pin	Figure 2
5	VDD	Positive power supply pin	Figure 4

Figure 1

# ■ Internal Equivalent Circuits

# (1) Output pin (2) Input pin (3) VDD pin VDD VDD VSS Figure 2 Figure 3 Figure 4

#### ■ Absolute Maximum Ratings

Table 3

(Ta = 25°C unless otherwise specified)

Parameter	Symbol	Ratings	Unit
Power supply voltage	$V_{DD}$	$V_{\rm SS}$ –0.3 to $V_{\rm SS}$ +7.0	V
Input voltage	$V_{IN}$	$V_{SS}$ -0.3 to $V_{SS}$ +7.0 (7.0 max.)	V
Output voltage	$V_{OUT}$	$V_{SS}$ -0.3 to $V_{DD}$ +0.3 (7.0 max.)	V
Differential input voltage	$V_{IND}$	±5.5	V
Dower discipation	D	200 (When not mounted on board)	mW
Power dissipation	P <sub>D</sub>	350 <sup>*1</sup>	mW
Operating temperature	$T_{opr}$	−40 to +85	°C
Storage temperature	$T_{stq}$	−55 to +125	°C

<sup>\*1.</sup> When mounted on board

[Mounted board]

(1) Board size : 114.3 mm  $\times$  76.2 mm  $\times$  t1.6 mm

(2) Board name: JEDEC STANDARD51-7

Caution The absolute maximum ratings are rated values exceeding which the product could suffer physical damage. These values must therefore not be exceeded under any conditions.




Figure 5 Power Dissipation of Package (When Mounted on Board)

# ■ Recommended Operating Voltage Range

Table 4

Parameter	Symbol	Range	Unit
Operating power supply voltage range	$V_{DD}$	0.9 to 5.5	V

#### **■** Electrical Characteristics

The S-89530ACNC and S-89531ACNC only differ in the input offset voltage. All other specifications are the same.

#### 1. $V_{DD} = 3.0 \text{ V}$

Table 5

		i abie 3					
DC Characteristics (V <sub>DD</sub> =	3.0 V)		(7	a = 25	5°C un	less oth	erwise specified)
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Measurement circuit
Supply ourront	I <sub>DDH</sub>	$V_{IN1}=V_{SS},V_{IN2}=V_{DD},R_L=\infty$		0.7	1.4	Λ	Figure 44
Supply current	I <sub>DDL</sub>	$V_{IN1} = V_{DD}, V_{IN2} = V_{SS}, R_L = \infty$		0.25	0.5	μΑ	Figure 11
lanut offeet voltage	\ /	S-89530A: V <sub>CMR</sub> = 1.5 V	-10	±5	+10	no\/	F: 7
Input offset voltage	$V_{IO}$	S-89531A: V <sub>CMR</sub> = 1.5 V	-5	±3	+5	mV	Figure 7
Input offset current	I <sub>IO</sub>	_		1		A	
Input bias current	I <sub>BIAS</sub>	_		1		рA	_
Common-mode input voltage range	$V_{CMR}$	_	0	_	3.0	٧	Figure 8
Voltage gain (open loop)	A <sub>VOL</sub>	$V_{CMR} = 1.5$ $V, R_L = 1 M\Omega$	_	86		dB	_
Maximum output swing	V <sub>OH</sub>	$R_L = 1 M\Omega$	2.98	_		\ /	Figure 9
voltage	$V_{OL}$	$R_L = 1 M\Omega$	_	_	0.02	V	Figure 10
Common-mode input signal rejection ratio	CMRR	$V_{SS} \leq V_{CMR} \leq V_{DD}$	45	65		dB	Figure 8
Power supply voltage rejection ratio	PSRR	$V_{DD} = 0.9 \text{ V to } 5.5 \text{ V}$	66	75		dB	Figure 6
Course ourrent*1		$V_{OUT} = V_{DD} - 0.1 \text{ V}$	380	500		^	Figure 42
Source current*1	ISOURCE	$V_{OUT} = 0 V$	4000	5500		μΑ	Figure 12
Cink ourrant		$V_{OUT} = 0.1 \text{ V}$	400	550		^	Eiguro 42
Sink current	I <sub>SINK</sub>	$V_{OUT} = V_{DD}$	4800	6000		μΑ	Figure 13

**<sup>\*1.</sup>** Be sure to use the product with a source current of no more than 7 mA.

#### Table 6

AC Characteristics (V	$t'_{DD} = 3.0 \text{ V}$		(Ta = 2	5°C unles	s otherwis	e specified)
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Rise propagation delay time	t <sub>PLH</sub>		_	110	_	
Fall propagation delay time	t <sub>PHL</sub>	Overdrive = 100 mV	_	280	_	
Rise response time	t <sub>TLH</sub>	$C_L = 15 \text{ pF}$ (Refer to <b>Figure 14</b> )	_	10	_	μ\$
Fall response time	t <sub>THL</sub>			30	_	

# $2.\ V_{DD}=1.8\ V$

#### Table 7

DC Characteristics (V <sub>DD</sub> =	1.8 V)		(7	Га = 25	5°C un∣	less oth	erwise specified)
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Measurement circuit
Committee and	I <sub>DDH</sub>	$V_{IN1} = V_{SS}, V_{IN2} = V_{DD}, R_L = \infty$	_	0.7	1.4	^	F: 44
Supply current	I <sub>DDL</sub>	$V_{IN1} = V_{DD}, V_{IN2} = V_{SS}, R_L = \infty$	_	0.25	0.5	μΑ	Figure 11
Innut offeet veltage	.,	S-89530A: V <sub>CMR</sub> = 0.9 V	-10	±5	+10	\ /	Fig 7
Input offset voltage	$V_{IO}$	S-89531A: V <sub>CMR</sub> = 0.9 V	-5	±3	+5	mV	Figure 7
Input offset current	I <sub>IO</sub>	_	_	1		. ^	
Input bias current	I <sub>BIAS</sub>	_		1		pА	_
Common-mode input voltage range	$V_{CMR}$	_	0		1.8	>	Figure 8
Voltage gain (open loop)	A <sub>VOL</sub>	$V_{CMR} = 0.9$ $V, R_L = 1 M\Omega$	_	80		dB	_
Maximum output swing	$V_{OH}$	$R_L = 1 M\Omega$	1.78			<b>V</b>	Figure 9
voltage	$V_{OL}$	$R_L = 1 M\Omega$			0.02	V	Figure 10
Common-mode input	CMRR	$V_{SS} \le V_{CMR} \le V_{DD}$	35	55		dB	Eiguro 9
signal rejection ratio	CIVIKK	$V_{SS} \leq V_{CMR} \leq V_{DD} - 0.2 \ V$	45	60		uБ	Figure 8
Power supply voltage rejection ratio	PSRR	$V_{DD} = 0.9 \text{ V to } 5.5 \text{ V}$	66	75		dB	Figure 6
Course ourrent		$V_{OUT} = V_{DD} - 0.1 \text{ V}$	200	250		^	Figure 40
Source current	ISOURCE	$V_{OUT} = 0 V$	1000	1500		μΑ	Figure 12
Sink current		$V_{OUT} = 0.1 \text{ V}$	220	300	_		Figure 13
OIIIK GUITEIIL	I <sub>SINK</sub>	$V_{OUT} = V_{DD}$	1200	1800		μΑ	i igule 13

#### Table 8

AC Characteristics ( $V_{DD} = 1.8 \text{ V}$ )

(Ta = 25°C unless otherwise specified)

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Rise propagation delay time	t <sub>PLH</sub>		_	90	_	
Fall propagation delay time	t <sub>PHL</sub>	Overdrive = 100 mV	_	160	_	
Rise response time	t <sub>TLH</sub>	$C_L = 15 \text{ pF}$ (Refer to <b>Figure 14</b> )	_	8	_	μS
Fall response time	t <sub>THL</sub>		_	25	_	

# 3. $V_{\text{DD}} = 0.9 \text{ V}$

#### Table 9

DC Characteristics ( $V_{DD} = 0.9 \text{ V}$ ) (Ta = 25°C unless otherwise specified							
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit	Measurement circuit
Cumply gumant	I <sub>DDH</sub>	$V_{IN1}=V_{SS},V_{IN2}=V_{DD},R_L=\infty$		0.7	1.3	Λ	F: 44
Supply current	I <sub>DDL</sub>	$V_{IN1} = V_{DD}, V_{IN2} = V_{SS}, R_L = \infty$		0.25	0.5	μΑ	Figure 11
Input offeet voltage	.,	S-89530A: V <sub>CMR</sub> = 0.45 V	-10	±5	+10	m\/	Figure 7
Input offset voltage	$V_{IO}$	S-89531A: $V_{CMR} = 0.45 \text{ V}$	-5	±3	+5	mV	Figure 7
Input offset current	I <sub>IO</sub>	_	—	1		nΛ	
Input bias current	I <sub>BIAS</sub>	_	—	1		рA	
Common-mode input voltage range	$V_{CMR}$	_	0	_	0.9	V	Figure 8
Voltage gain (open loop)	A <sub>VOL</sub>	$V_{CMR} = 0.45$ $V, R_L = 1 M\Omega$		74		dB	_
Maximum output swing	$V_{OH}$	$R_L = 1 M\Omega$	0.88			V	Figure 9
voltage	$V_{OL}$	$R_L = 1 M\Omega$		_	0.02	V	Figure 10
Common-mode input	CMRR	$V_{SS} \le V_{CMR} \le V_{DD}$	25	50		dB	Eiguro 9
signal rejection ratio	CIVIKK	$V_{SS} \leq V_{CMR} \leq V_{DD} - 0.3 \ V$	40	60		иь	Figure 8
Power supply voltage rejection ratio	PSRR	$V_{DD} = 0.9 \text{ V to } 5.5 \text{ V}$	66	75		dB	Figure 6
Course current		$V_{OUT} = V_{DD} - 0.1 \text{ V}$	10	45			Figure 42
Source current	I <sub>SOURCE</sub>	$V_{OUT} = 0 V$	12	70		μΑ	Figure 12
Sink ourrant		$V_{OUT} = 0.1 V$	10	65			Figure 12
Sink current	I <sub>SINK</sub>	$V_{OUT} = V_{DD}$	12	120		μΑ	Figure 13

#### Table 10

AC Characteristics (V	$_{DD} = 0.9 \text{ V}$		(Ta = 2	5°C unless	s otherwis	e specified)
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Rise propagation delay time	t <sub>PLH</sub>		_	65	_	
Fall propagation delay time	t <sub>PHL</sub>	Overdrive = 100 mV	_	65	_	
Rise response time	t <sub>TLH</sub>	$C_L = 15 \text{ pF}$ (Refer to <b>Figure 14</b> )		5	_	μ\$
Fall response time	t <sub>THL</sub>			20	_	

#### **■** Measurement Circuits

#### 1. Power supply voltage rejection ratio




Figure 6

• The power supply voltage rejection ratio (PSRR) is calculated by the following expression, with the value of  $V_{\text{IO}}$  measured at each  $V_{\text{DD}}$ .

Measurement conditions:

When 
$$V_{DD}=0.9$$
 V:  $V_{DD}=V_{DD1}$ ,  $V_{IO}=V_{IO1}$   
When  $V_{DD}=5.5$  V:  $V_{DD}=V_{DD2}$ ,  $V_{IO}=V_{IO2}$ 

$$PSRR = 20log \left( \left| \frac{V_{DD1} - V_{DD2}}{V_{IO1} - V_{IO2}} \right| \right)$$

#### 2. Input offset voltage




Figure 7

• Input offset voltage ( $V_{IO}$ ) The input offset voltage ( $V_{IO}$ ) is defined as  $V_{IN}$  at which  $V_{OUT}$  changes by changing  $V_{IN}$ .

#### 3. Common-mode input signal rejection rate, common-mode input voltage range




Figure 8

Common-mode input signal rejection ratio (CMRR)
 The common-mode input signal rejection ratio,
 CMRR, can be calculated by the following
 expression, with the offset voltage (V<sub>IO</sub>) defined as
 V<sub>IN1</sub> minus V<sub>IN2</sub> at which V<sub>OUT</sub> is changed by changing
 V<sub>IN1</sub>.

Measurement conditions:

When  $V_{IN2} = V_{CMR}$  (max.):  $V_{IO} = V_{IO1}$ 

When  $V_{IN2} = V_{CMR}$  (min.):  $V_{IO} = V_{IO2}$ 

$$CMRR = 20log \left( \left| \frac{V_{CMR}(max.) - V_{CMR}(min.)}{V_{lo1} - V_{lo2}} \right| \right)$$

Common-mode input voltage range (V<sub>CMR</sub>)
 The common-mode input voltage range is the range of V<sub>IN2</sub> within which V<sub>OUT</sub> satisfies the common mode input signal rejection ratio specification.

#### 4. Maximum output swing voltage




Figure 9

Maximum output swing voltage (V<sub>OH</sub>) Measurement conditions: 
$$V_{IN1} = \frac{V_{DD}}{2} - 0.1 V$$
 
$$V_{IN2} = \frac{V_{DD}}{2} + 0.1 V$$
 
$$R_L = 1 \ M\Omega$$




Figure 10

Maximum output swing voltage ( $V_{OL}$ )
Measurement conditions:  $V_{IN1} = \frac{V_{DD}}{2} + 0.1 V$   $V_{IN2} = \frac{V_{DD}}{2} - 0.1 V$   $R_L = 1 \ M\Omega$ 

#### 5. Supply current




Figure 11

Supply current (I<sub>DDH</sub>)

Measurement conditions:  $V_{IN1} = V_{SS}$ 

 $V_{\text{IN2}} = V_{\text{DD}}$ 

Supply current (I<sub>DDL</sub>)

Measurement conditions:  $V_{IN1} = V_{DD}$ 

$$V_{\text{IN2}} = V_{\text{SS}}$$

#### 6. Source current




Figure 12

# Source current (I<sub>SOURCE</sub>)

Measurement conditions:  $V_{IN1} = \frac{V_{DD}}{2} - 0.1 V$ 

$$V_{IN1} = \frac{V_{DD}}{2} - 0.1V$$

$$V_{\text{IN2}} = \frac{V_{\text{DD}}}{2} + 0.1 \, V$$

$$V_{OUT} = V_{DD} - 0.1 \text{ V}$$
 or  $V_{OUT} = 0 \text{ V}$ 

#### 7. Sink current




Figure 13

Sink current (I<sub>SINK</sub>)

Measurement conditions:  $V_{IN1} = \frac{V_{DD}}{2} + 0.1 V$ 

s: 
$$V_{IN1} = \frac{V_{DD}}{2} + 0.1 V$$

$$V_{\text{IN2}} = \frac{V_{\text{DD}}}{2} - 0.1 \, V$$
 
$$V_{\text{OUT}} = 0.1 \, V \quad \text{or}$$
 
$$V_{\text{OUT}} = V_{\text{DD}}$$

$$V_{OUT} = 0.1 \text{ V}$$
 or  $V_{OUT} = V_{DD}$ 

$$V_{OUT} = V_{DD}$$

#### 8. Propagation delay time/transient response time




Figure 14

#### Cautions

• When  $R_L = 100 \text{ k}\Omega$ ,  $V_{OH}$  may rise only 0.65 V if the temperature is  $-40^{\circ}\text{C}$  and  $V_{DD} = 0.9 \text{ V}$ .

If the temperature is  $-20^{\circ}$ C, however,  $V_{OH}$  rises to 0.8 V, which is 100 mV below  $V_{DD}$ , when  $V_{DD}=0.9$  V, even if  $R_{L}=100$  k $\Omega$ .


If  $V_{DD}$  is 1.2 V,  $V_{OH}$  rises to 0.88 V, which is 20 mV below  $V_{DD}$  when  $R_L = 100 \text{ k}\Omega$ , even at  $-40 ^{\circ}\text{C}$ .


The temperature characteristics data described above can be used as reference data. Note that 100% testing under these conditions has not been performed.

- Be sure to use the product with a source current of no more than 7 mA.
- Do not apply an electrostatic discharge to this IC that exceeds the performance ratings of the built-in electrostatic protection circuit.

#### ■ Characteristics (Reference Data)


#### 1. Current consumption vs. Power supply voltage






#### 2. Output current


#### 2-1. I<sub>SOURCE</sub> vs. Power supply voltage





I<sub>SINK</sub> vs. Power supply voltage




#### 2-2. Output voltage ( $V_{\text{OH}}$ ) vs. $I_{\text{SOURCE}}$










#### 2-3. Output Voltage (Vol) vs. Isink









12









# No. NP005-B-P-SD-1.2


TITLE	SC88A-B-PKG Dimensions		
No.	NP005-B-P-SD-1.2		
ANGLE			
UNIT	mm		
ABLIC Inc.			





No. NP005-B-C-SD-2.0

TITLE	SC88A-B-Carrier Tape		
No.	NP005-B-C-SD-2.0		
ANGLE			
UNIT	mm		
ABLIC Inc.			



# No. NP005-B-R-SD-2.1

TITLE	SC88A-B-Reel				
No.	NP005-B-R-SD-2.1				
ANGLE		QTY.	3,000		
UNIT	mm				
ABLIC Inc.					

#### **Disclaimers (Handling Precautions)**

- 1. All the information described herein (product data, specifications, figures, tables, programs, algorithms and application circuit examples, etc.) is current as of publishing date of this document and is subject to change without notice.
- 2. The circuit examples and the usages described herein are for reference only, and do not guarantee the success of any specific mass-production design.
  - ABLIC Inc. is not responsible for damages caused by the reasons other than the products described herein (hereinafter "the products") or infringement of third-party intellectual property right and any other right due to the use of the information described herein.
- 3. ABLIC Inc. is not responsible for damages caused by the incorrect information described herein.
- 4. Be careful to use the products within their specified ranges. Pay special attention to the absolute maximum ratings, operation voltage range and electrical characteristics, etc.
  - ABLIC Inc. is not responsible for damages caused by failures and / or accidents, etc. that occur due to the use of the products outside their specified ranges.
- 5. When using the products, confirm their applications, and the laws and regulations of the region or country where they are used and verify suitability, safety and other factors for the intended use.
- 6. When exporting the products, comply with the Foreign Exchange and Foreign Trade Act and all other export-related laws, and follow the required procedures.
- 7. The products must not be used or provided (exported) for the purposes of the development of weapons of mass destruction or military use. ABLIC Inc. is not responsible for any provision (export) to those whose purpose is to develop, manufacture, use or store nuclear, biological or chemical weapons, missiles, or other military use.
- 8. The products are not designed to be used as part of any device or equipment that may affect the human body, human life, or assets (such as medical equipment, disaster prevention systems, security systems, combustion control systems, infrastructure control systems, vehicle equipment, traffic systems, in-vehicle equipment, aviation equipment, aerospace equipment, and nuclear-related equipment), excluding when specified for in-vehicle use or other uses. Do not apply the products to the above listed devices and equipments without prior written permission by ABLIC Inc. Especially, the products cannot be used for life support devices, devices implanted in the human body and devices that directly affect human life, etc.
  - Prior consultation with our sales office is required when considering the above uses.
  - ABLIC Inc. is not responsible for damages caused by unauthorized or unspecified use of our products.
- 9. Semiconductor products may fail or malfunction with some probability.
  - The user of the products should therefore take responsibility to give thorough consideration to safety design including redundancy, fire spread prevention measures, and malfunction prevention to prevent accidents causing injury or death, fires and social damage, etc. that may ensue from the products' failure or malfunction.
  - The entire system must be sufficiently evaluated and applied on customer's own responsibility.
- 10. The products are not designed to be radiation-proof. The necessary radiation measures should be taken in the product design by the customer depending on the intended use.
- 11. The products do not affect human health under normal use. However, they contain chemical substances and heavy metals and should therefore not be put in the mouth. The fracture surfaces of wafers and chips may be sharp. Be careful when handling these with the bare hands to prevent injuries, etc.
- 12. When disposing of the products, comply with the laws and ordinances of the country or region where they are used.
- 13. The information described herein contains copyright information and know-how of ABLIC Inc. The information described herein does not convey any license under any intellectual property rights or any other rights belonging to ABLIC Inc. or a third party. Reproduction or copying of the information from this document or any part of this document described herein for the purpose of disclosing it to a third-party without the express permission of ABLIC Inc. is strictly prohibited.
- 14. For more details on the information described herein, contact our sales office.

2.2-2018.06

