

# CY7C1354C, CY7C1356C

# 9-Mbit (256K x 36/512K x 18) Pipelined SRAM with NoBL<sup>™</sup> Architecture

# Features

- Pin-compatible and Functionally equivalent to ZBT
- Supports 250 MHz Bus Operations with Zero Wait States
   Available speed grades are 250, 200, and 166 MHz
- Internally Self-timed Output <u>Buffer</u> Control to eliminate the need to use Asynchronous OE
- Fully Registered (Inputs and Outputs) for Pipelined Operation
- Byte Write capability
- Single 3.3V Power Supply (V<sub>DD</sub>)
- 3.3V or 2.5V I/O Power Supply (V<sub>DDQ</sub>)
- Fast Clock-to-output Times
  □ 2.8 ns (for 250 MHz device)
- Clock Enable (CEN) Pin to suspend Operation
- Synchronous Self-timed Writes
- Available in Pb-free 100-Pin TQFP Package, Pb-free, and non Pb-free 119-Ball BGA Package and 165-Ball FBGA Package
- IEEE 1149.1 JTAG-Compatible Boundary Scan
- Burst Capability Linear or Interleaved Burst Order
- "ZZ" Sleep Mode option and Stop Clock option

### **Functional Description**

The CY7C1354C and CY7C1356C<sup>[1]</sup> are 3.3V, 256K x 36 and 512K x 18 Synchronous pipelined burst SRAMs with No Bus Latency<sup>™</sup> (NoBL<sup>™</sup>) logic, respectively. They are designed to support unlimited true back-to-back read/write operations with no wait states. The CY7C1354C and CY7C1356C are equipped with the advanced (NoBL) logic required to enable consecutive read/write operations with data being transferred on every clock cycle. This feature greatly improves the throughput of data in systems that require frequent write/read transitions. The CY7C1354C and CY7C1356C are pin compatible and functionally equivalent to ZBT devices.

All synchronous inputs pass through input registers controlled by the rising edge of the clock. All data outputs pass through output registers controlled by the rising edge of the clock. The clock input is qualified by the Clock Enable (CEN) signal, which when deasserted suspends operation and extends the previous clock cycle.

<u>Write operations are controlled by the Byte Write Selects</u>  $(\overline{BW}_a - \overline{BW}_d \text{ for CY7C1354C and } \overline{BW}_a - \overline{BW}_b \text{ for CY7C1356C})$ and a Write Enable (WE) input. All writes are conducted with on-chip synchronous self-timed write circuitry.

Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $CE_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) provide for easy bank selection and output tristate control. To avoid bus contention, the output drivers are synchronously tristated during the data portion of a write sequence.



Note

1. For best-practices recommendations, refer to the Cypress application note System Design Guidelines on www.cypress.com.

٠

198 Champion Court





# Logic Block Diagram–CY7C1356C (512K x 18)



### **Selection Guide**

Description	250 MHz	200 MHz	166 MHz	Unit
Maximum Access Time	2.8	3.2	3.5	ns
Maximum Operating Current	250	220	180	mA
Maximum CMOS Standby Current	40	40	40	mA



### Pin Configurations (continued)

Figure 1. 100-Pin TQFP





#### Figure 2. 119-Ball BGA Pinout

					,		
	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	А	NC/18M	А	А	V <sub>DDQ</sub>
В	NC/576M	CE <sub>2</sub>	А	ADV/LD	А	CE <sub>3</sub>	NC
С	NC/1G	А	А	V <sub>DD</sub>	А	А	NC
D	DQ <sub>c</sub>	DQP <sub>c</sub>	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPb	DQb
E	DQc	DQc	V <sub>SS</sub>	CE <sub>1</sub>	V <sub>SS</sub>	DQb	DQb
F	V <sub>DDQ</sub>	DQ <sub>c</sub>	V <sub>SS</sub>	OE	V <sub>SS</sub>	DQb	V <sub>DDQ</sub>
G	DQ <sub>c</sub>	DQ <sub>c</sub>	BWc	Α	BWb	DQb	DQ <sub>b</sub>
Н	DQc	DQc	$V_{SS}$	WE	V <sub>SS</sub>	DQb	DQb
J	V <sub>DDQ</sub>	V <sub>DD</sub>	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	$V_{DDQ}$
К	DQd	DQd	$V_{SS}$	CLK	V <sub>SS</sub>	DQa	DQa
L	DQ <sub>d</sub>	DQ <sub>d</sub>	BWd	NC	BWa	DQa	DQa
М	V <sub>DDQ</sub>	DQ <sub>d</sub>	V <sub>SS</sub>	CEN	V <sub>SS</sub>	DQa	V <sub>DDQ</sub>
Ν	DQ <sub>d</sub>	DQ <sub>d</sub>	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQa	DQa
Р	DQ <sub>d</sub>	DQP <sub>d</sub>	V <sub>SS</sub>	A0	V <sub>SS</sub>	DQPa	DQ <sub>a</sub>
R	NC/144M	А	MODE	V <sub>DD</sub>	NC	А	NC/288M
Т	NC	NC/72M	А	A	А	NC/36M	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>

#### CY7C1354C (256K × 36)

### CY7C1356C (512K x 18)

	1	2	3	4	5	6	7
Α	V <sub>DDQ</sub>	А	А	NC/18M	А	А	V <sub>DDQ</sub>
В	NC/576M	CE <sub>2</sub>	А	ADV/LD	А	CE <sub>3</sub>	NC
С	NC/1G	А	А	V <sub>DD</sub>	А	А	NC
D	DQb	NC	V <sub>SS</sub>	NC	V <sub>SS</sub>	DQPa	NC
E	NC	DQb	V <sub>SS</sub>	CE <sub>1</sub>	$V_{SS}$	NC	DQa
F	V <sub>DDQ</sub>	NC	V <sub>SS</sub>	OE	$V_{SS}$	DQa	V <sub>DDQ</sub>
G	NC	DQb	BWb	А	V <sub>SS</sub>	NC	DQa
Н	DQb	NC	V <sub>SS</sub>	WE	V <sub>SS</sub>	DQa	NC
J	V <sub>DDQ</sub>	$V_{DD}$	NC	V <sub>DD</sub>	NC	V <sub>DD</sub>	V <sub>DDQ</sub>
K	NC	DQb	V <sub>SS</sub>	CLK	V <sub>SS</sub>	NC	DQa
L	DQb	NC	V <sub>SS</sub>	NC	BWa	DQa	NC
М	V <sub>DDQ</sub>	DQb	V <sub>SS</sub>	CEN	V <sub>SS</sub>	NC	V <sub>DDQ</sub>
Ν	DQb	NC	V <sub>SS</sub>	A1	V <sub>SS</sub>	DQa	NC
Р	NC	DQPb	V <sub>SS</sub>	A0	V <sub>SS</sub>	NC	DQ <sub>a</sub>
R	NC/144M	А	MODE	V <sub>DD</sub>	NC	А	NC/288M
Т	NC/72M	А	А	NC/36M	А	A	ZZ
U	V <sub>DDQ</sub>	TMS	TDI	TCK	TDO	NC	V <sub>DDQ</sub>



Figure	3.	165-Ball FBGA
--------	----	---------------

	CY7C1354C (256K × 36)											
	1	2	3	4	5	6	7	8	9	10	11	
Α	NC/576M	А	CE <sub>1</sub>	BWc	BWb	$\overline{CE}_3$	CEN	ADV/LD	А	А	NC	
В	NC/1G	А	CE2	BWd	BWa	CLK	WE	OE	NC/18M	А	NC	
С	DQP <sub>c</sub>	NC	$V_{DDQ}$	V <sub>SS</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>SS</sub>	V <sub>DDQ</sub>	NC	DQPb	
D	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	$V_{DDQ}$	DQb	DQb	
Е	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb	
F	DQ <sub>c</sub>	DQ <sub>c</sub>	$V_{DDQ}$	V <sub>DD</sub>	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb	
G	DQ <sub>c</sub>	DQ <sub>c</sub>	V <sub>DDQ</sub>	V <sub>DD</sub>	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQb	DQb	
Н	NC	NC	NC	$V_{DD}$	$V_{SS}$	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	NC	NC	ZZ	
J	DQd	DQ <sub>d</sub>	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa	
K	DQd	DQd	$V_{DDQ}$	V <sub>DD</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>SS</sub>	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa	
L	DQd	DQd	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa	
Μ	DQd	DQ <sub>d</sub>	$V_{DDQ}$	$V_{DD}$	V <sub>SS</sub>	$V_{SS}$	$V_{SS}$	V <sub>DD</sub>	V <sub>DDQ</sub>	DQa	DQa	
Ν	DQPd	NC	$V_{DDQ}$	$V_{SS}$	NC	NC	NC	V <sub>SS</sub>	$V_{DDQ}$	NC	DQPa	
Р	NC/144M	NC/72M	А	А	TDI	A1	TDO	А	А	А	NC/288M	
R	MODE	NC/36M	А	А	TMS	A0	TCK	А	А	А	A	
	CY7C1356C (512K × 18)											
	1	2	3	4	5	6 (512K ×	18) 7	8	9	10	11	
A	1 NC/576M		<b>3</b> CE <sub>1</sub>			•		8 ADV/LD	<b>9</b> A	<b>10</b> A	<b>11</b> A	
A B				4	5	6	7					
	NC/576M	А	CE <sub>1</sub> CE2	4 BW <sub>b</sub> NC	5 NC BW <sub>a</sub>	6 CE <sub>3</sub> CLK	7 <u>CEN</u> <u>WE</u>	ADV/LD	A NC/18M	А	Α	
В	NC/576M NC/1G	A A	CE <sub>1</sub> CE2 V <sub>DDQ</sub>	<b>4</b> <u>BW</u> <sub>b</sub> NC V <sub>SS</sub>	<b>5</b> NC	6 CE <sub>3</sub> CLK V <sub>SS</sub>	7 CEN WE V <sub>SS</sub>	ADV/LD OE V <sub>SS</sub>	A NC/18M V <sub>DDQ</sub>	A A	A NC	
B C	NC/576M NC/1G NC	A A NC	CE <sub>1</sub> CE2 V <sub>DDQ</sub> V <sub>DDQ</sub>	<b>4</b> BW <sub>b</sub> NC V <sub>SS</sub> V <sub>DD</sub>	5 NC BW <sub>a</sub> V <sub>SS</sub> V <sub>SS</sub>	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub>	7 <u>CEN</u> <u>WE</u>	ADV/LD OE V <sub>SS</sub> V <sub>DD</sub>	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC	A NC DQP <sub>a</sub>	
B C D	NC/576M NC/1G NC NC	A A NC DQ <sub>b</sub>	CE <sub>1</sub> CE2 V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	4           BWb           NC           Vss           VDD           VDD	5           NC           BWa           Vss           Vss           Vss           Vss	6           CE3           CLK           VSS           VSS           VSS	7           CEN           WE           V <sub>SS</sub> V <sub>SS</sub>	ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub>	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC	A NC DQP <sub>a</sub> DQ <sub>a</sub>	
B C D E	NC/576M NC/1G NC NC NC	A A NC DQ <sub>b</sub> DQ <sub>b</sub>	CE <sub>1</sub> CE2 V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	<b>4</b> BW <sub>b</sub> NC V <sub>SS</sub> V <sub>DD</sub>	5 NC BW <sub>a</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub>	7           CEN           WE           V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub>	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC	A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub>	
B C D E F	NC/576M NC/1G NC NC NC NC NC NC	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub>	CE <sub>1</sub> CE2 V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	4           BWb           NC           Vss           VDD           VDD           VDD           VDD           VDD           VDD           VDD           VDD	5           NC           BWa           Vss	6           CE3           CLK           VSS	7           CEN           WE           Vss	$\begin{array}{c} \text{ADV/LD} \\ \hline \hline OE \\ V_{SS} \\ V_{DD} \end{array}$	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC	A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub>	
B C D E F G	NC/576M NC/1G NC NC NC NC NC	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub>	CE1 CE2 V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	4 BW <sub>b</sub> NC V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	5 NC BW <sub>a</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	7           CEN           WE           V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC NC NC DQ <sub>a</sub>	A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub>	
B C D F G H	NC/576M NC/1G NC NC NC NC NC NC	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC	$\begin{tabular}{ c c c c }\hline \hline CE_1 \\ \hline CE2 \\ \hline V_{DDQ} \\ \hline NC \end{tabular}$	4           BWb           NC           Vss           VDD	5           NC           BWa           Vss	6           CE3           CLK           VSS	7           CEN           WE           Vss	$\begin{array}{c} ADV/\overline{LD}\\ \hline OE\\ V_{SS}\\ V_{DD}\\ \end{array}$	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC	A A NC NC NC NC NC	A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> ZZ	
B C D F G H J	NC/576M NC/1G NC NC NC NC NC NC DQ <sub>b</sub>	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC	$\begin{tabular}{ c c c c } \hline \hline CE_1 \\ \hline CE2 \\ \hline V_{DDQ} \\ \hline NC \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline V_{DDQ} \\ \hline \end{array}$	4           BWb           NC           Vss           VDD	5           NC           BWa           Vss	6           CE <sub>3</sub> CLK           V <sub>SS</sub>	7           CEN           WE           Vss	$\begin{array}{c} ADV/\overline{LD}\\ \hline OE\\ V_{SS}\\ V_{DD}\\ \end{array}$	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC NC NC DQ <sub>a</sub>	A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> ZZ NC	
B C D F G H J K	NC/576M           NC/1G           NC           NC           NC           NC           DQb           DQb           DQb	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC NC	$\begin{tabular}{ c c c c }\hline\hline CE_1\\ CE2\\ V_{DDQ}\\ V_{DDQ}\\ V_{DDQ}\\ V_{DDQ}\\ V_{DDQ}\\ NC\\ V_{DDQ}\\ NC\\ V_{DDQ}\\ \hline \end{tabular}$	$\begin{array}{c} \textbf{4} \\ \hline \textbf{BW}_b \\ \textbf{NC} \\ \hline \textbf{V}_{SS} \\ \hline \textbf{V}_{DD} \\ \hline \textbf{V}_{D} \hline \textbf{V}_{D} \\ \hline \textbf{V}_{D} \\ \hline \textbf{V}_{D} \\ \hline \textbf{V}_{D} \\ \hline $	5           NC           BWa           Vss           Vss	6 CE <sub>3</sub> CLK V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub> V <sub>SS</sub>	7           CEN           WE           V <sub>SS</sub>	ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub>	A A NC NC NC NC NC NC DQ <sub>a</sub> DQ <sub>a</sub>	A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> ZZ NC NC	
B C D F G H J K L	NC/576M NC/1G NC NC NC NC NC DQ <sub>b</sub> DQ <sub>b</sub>	A A NC DQ <sub>b</sub> DQ <sub>b</sub> DQ <sub>b</sub> NC NC NC NC NC NC NC	$\begin{tabular}{ c c c c }\hline\hline CE_1\\ CE2\\ \hline V_{DDQ}\\ \hline V_{DDQ}\\ \hline V_{DDQ}\\ \hline V_{DDQ}\\ \hline V_{DDQ}\\ \hline NC\\ \hline V_{DDQ}\\ \hline V_{DDQ}\\ \hline V_{DDQ}\\ \hline V_{DDQ}\\ \hline \end{array}$	4           BWb           NC           V_SS           V_DD	5           NC           BWa           Vss	6           CE3           CLK           Vss           Vss	7           CEN           WE           Vss           Vss	ADV/LD OE V <sub>SS</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub> V <sub>DD</sub>	A NC/18M V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> V <sub>DDQ</sub> NC V <sub>DDQ</sub> V <sub>DDQ</sub>	A NC NC NC NC NC NC DQ <sub>a</sub> DQ <sub>a</sub>	A NC DQP <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> DQ <sub>a</sub> ZZ NC NC NC	

#### CY7C1354C (256K × 36)

MODE

NC/36M

А

А

TMS

A0

TCK

А

А

А

R

А



# **Pin Definitions**

Pin Name	I/O Type	Pin Description
A0, A1 A	Input- Synchronous	Address Inputs used to select one of the address locations. Sampled at the rising edge of the CLK.
<u>BW</u> a, <u>BW</u> b, BW <sub>c</sub> ,BW <sub>d</sub> ,	Input- Synchronous	Byte Write Select Inputs, active LOW. Qualified with $\overline{\text{WE}}$ to conduct writes to the SRAM. Sampled on the rising edge of CLK. $\overline{\text{BW}}_a$ controls $DQ_a$ and $DQP_a$ , $\overline{\text{BW}}_b$ controls $DQ_b$ and $DQP_b$ , $\overline{\text{BW}}_c$ controls $DQ_c$ and $DQP_c$ , $\overline{\text{BW}}_d$ controls $DQ_d$ and $DQP_d$ .
WE	Input- Synchronous	Write Enable Input, active LOW. Sampled on the rising edge of CLK if CEN is active LOW. This signal must be asserted LOW to initiate a write sequence.
ADV/LD	Input- Synchronous	Advance/Load Input used to advance the on-chip address counter or load a new address. When HIGH (and CEN is asserted LOW) the internal burst counter is advanced. When LOW, a new address can be loaded into the device for an access. After being deselected, ADV/LD should be driven LOW to load a new address.
CLK	Input- Clock	<b>Clock Input</b> . Used to capture all synchronous inputs to the device. CLK is qualified with $\overline{CEN}$ . CLK is only recognized if $\overline{CEN}$ is active LOW.
CE <sub>1</sub>	Input- Synchronous	<b>Chip Enable 1 Input, active LOW</b> . Sampled on the rising edge of CLK. Used in conjunction with $CE_2$ and $\overline{CE}_3$ to select/deselect the device.
CE <sub>2</sub>	Input- Synchronous	Chip Enable 2 Input, active HIGH. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_3$ to select/deselect the device.
CE <sub>3</sub>	Input- Synchronous	Chip Enable 3 Input, active LOW. Sampled on the rising edge of CLK. Used in conjunction with $CE_1$ and $CE_2$ to select/deselect the device.
OE	Input- Asynchronous	<b>Output Enable, active LOW</b> . Combined with the synchronous logic block inside the device to control the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tristated, and act as input data pins. OE is masked during the data portion of a Write sequence, during the first clock when emerging from a deselected state and when the device has been deselected.
CEN	Input- Synchronous	<b>Clock Enable Input, active LOW</b> . When asserted LOW the clock signal is recognized by the SRAM. When deasserted HIGH the clock signal is masked. Since deasserting CEN does not deselect the device, CEN can be used to extend the previous cycle when required.
DQ <sub>S</sub>	I/O- Synchronous	<b>Bidirectional Data I/O lines</b> . As inputs, they feed into an on-chip data register that is triggered by the rising edge of CLK. As outputs, they deliver the data contained in the memory location specified by addresses during the previous clock rise of the Read cycle. The direction of the pins is controlled by OE and the internal control logic. When OE is asserted LOW, the pins can behave as outputs. When HIGH, $DQ_a$ - $DQ_d$ are placed in a tristate condition. The outputs are automatically tristated during the data portion of a write sequence, during the first clock when emerging from a deselected state, and when the device is deselected, regardless of the state of OE.
DQP <sub>X</sub>	I/O- Synchronous	<b>Bidirectional Data Parity I/O lines</b> . Functionally, these signals are identical to $DQ_{[a:d]}$ . During write sequences, $DQP_a$ is controlled by $BW_a$ , $DQP_b$ is controlled by $BW_b$ , $DQP_c$ is controlled by $BW_c$ , and $DQP_d$ is controlled by $BW_d$ .
MODE	Input Strap Pin	<b>Mode Input</b> . Selects the burst order of the device. Tied HIGH selects the interleaved burst order. Pulled LOW selects the linear burst order. MODE should not change states during operation. When left floating MODE will default HIGH, to an interleaved burst order.
TDO	JTAG serial output Synchronous	Serial data out to the JTAG circuit. Delivers data on the negative edge of TCK.
TDI	JTAG serial input Synchronous	Serial data In to the JTAG circuit. Sampled on the rising edge of TCK.
TMS	Test Mode Select Synchronous	This pin controls the Test Access Port state machine. Sampled on the rising edge of TCK.
тск	JTAG-Clock	Clock input to the JTAG circuitry.
V <sub>DD</sub>	Power Supply	Power supply inputs to the core of the device.
V <sub>DDQ</sub>	I/O Power Supply	Power supply for the I/O circuitry.



### Pin Definitions (continued)

Pin Name	I/O Type	Pin Description
V <sub>SS</sub>	Ground	Ground for the device. Should be connected to ground of the system.
NC	_	No connects. This pin is not connected to the die.
NC (18, 36, 72, 144, 288, 576, 1G)	_	<b>These pins are not connected</b> . They will be used for expansion to the 18M, 36M, 72M, 144M 288M, 576M, and 1G densities.
ZZ		<b>ZZ "sleep" Input</b> . This active HIGH input places the device in a non-time-critical "sleep" condition with data integrity preserved. For normal operation, this pin has to be LOW or left floating. ZZ pin has an internal pull down.

### Functional Overview

The CY7C1354C and CY7C1356C are synchronous-pipelined Burst NoBL SRAMs designed specifically to eliminate wait states during Write/Read transitions. All synchronous inputs pass through input registers controlled by the rising edge of the clock. The clock signal is qualified with the Clock Enable input signal (CEN). If CEN is HIGH, the clock signal is not recognized and all internal states are maintained. All synchronous operations are qualified with CEN. All data outputs pass through output registers controlled by the rising edge of the clock. Maximum access delay from the clock rise (t<sub>CO</sub>) is 2.8 ns (250 MHz device).

Accesses can be initiated by asserting all three Chip Enables  $(\overline{CE}_1, C\underline{E}_2, C\underline{E}_3)$  active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or <u>Write op</u>eration, depending on the status of the Write Enable (WE). BW<sub>[d:a]</sub> can be used to conduct Byte Write operations.

Write operations are qualified by the Write Enable ( $\overline{WE}$ ). All Writes are simplified with on-chip synchronous self-timed Write circuitry. Three synchronous Chip Enables ( $\overline{CE}_1$ ,  $\overline{CE}_2$ ,  $\overline{CE}_3$ ) and an asynchronous Output Enable ( $\overline{OE}$ ) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected to load a new address for the next operation.

### Single Read Accesses

A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$  are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and enables the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and to the data bus within 2.8 ns (250 MHz device) provided  $\overline{OE}$  is active LOW. After the first clock of the read access the output buffers are controlled by  $\overline{OE}$  and the internal control logic.  $\overline{OE}$  must be driven LOW for the device to drive out the requested data. During the second clock, a subsequent

operation (Read/Write/Deselect) can be initiated. Deselecting the device is also pipelined. Therefore, when the SRAM is deselected at clock rise by one of the chip enable signals, its output tristates following the next clock rise.

#### Burst Read Accesses

The CY7C1354C and CY7C1356C have an on-chip burst counter that enables the user the ability to supply a single address and conduct <u>up</u> to four Reads without reasserting the address inputs. ADV/LD must be driven LOW to load a new address into the SRAM, as described in the Single Read Accesses section. The sequence of the burst counter is determined by the MODE input signal. A LOW input on MODE selects a linear burst mode, a HIGH selects an interleaved burst sequence. Both burst counters use A0 and A1 in the burst sequence, and wrap around when incremented sufficiently. A HIGH input on ADV/LD increments the internal burst counter regardless of the state of chip enables inputs or WE. WE is latched at the beginning of a burst cycle. Therefore, the type of access (Read or Write) is maintained throughout the burst sequence.

#### **Single Write Accesses**

Write accesses are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2)  $CE_1$ ,  $CE_2$ , and  $CE_3$  are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to  $A_0$ – $A_{16}$  is loaded into the Address Register. The write signals are latched into the Control Logic block.

On the subsequent clock rise the data lines are automatically tristated regardless of the state of the  $\overline{OE}$  input signal. This enables the external logic to present the data on DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1354C and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1356C). In addition, the address for the subsequent access (Read/Write/Deselect) is latched into the address register if the appropriate control signals are asserted.

On the next clock rise the data presented to DQ and DQP  $(DQ_{a,b,c,d}/DQP_{a,b,c,d}$  for CY7C1354C and  $DQ_{a,b}/DQP_{a,b}$  for CY7C1356C or a subset for byte write operations, see the table Partial Write Cycle Description on page 9 for details) inputs is latched into the device and the Write is complete.



The data written during the Write operation is controlled by  $\overline{BW}$ ( $\overline{BW}_{a,b,c,d}$  for CY7C1354C and  $\overline{BW}_{a,b}$  for CY7C1356C) signals. The CY7C1354C/CY7C1356C provides Byte Write capability that is described in the <u>Write</u> Cycle Description table. Asserting the Write Enable input ( $\overline{WE}$ ) with the selected Byte Write Select ( $\overline{BW}$ ) input will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation remain unaltered. A synchronous self-timed write mechanism is provided to simplify the Write operations. Byte Write capability is included to greatly simplify Read/Modify/Write sequences, which can be reduced to simple Byte Write operations.

Because the CY7C1354C and CY7C1356C are common I/O devices, data should not be driven into the device while the outputs are active. The Output Enable ( $\overline{OE}$ ) can be deasserted HIGH before presenting data to the DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1354C and DQ<sub>a,b</sub>/DQP<sub>a,b</sub> for CY7C1356C) inputs. Doing so will tristate the output drivers. As a safety precaution, DQ and DQP (DQ<sub>a,b,c,d</sub>/DQP<sub>a,b,c,d</sub> for CY7C1356C) are automatically tristated during the data portion of a write cycle, regardless of the state of  $\overline{OE}$ .

#### **Burst Write Accesses**

The CY7C1354C/CY7C1356C has an on-chip burst counter that enables the user the ability to supply a single address and conduct up to four WRITE operations without reasserting the address inputs. ADV/LD must be driven LOW to load the initial address, as described in Single Write Accesses on page 7. When ADV/LD is driven HIGH on the subsequent clock rise, the chip enables (CE<sub>1</sub>, CE<sub>2</sub>, and CE<sub>3</sub>) and WE inputs are ignored and the burst counter is incremented. The correct BW (BW<sub>a,b,c,d</sub> for CY7C1354C and BW<sub>a,b</sub> for CY7C1356C) inputs must be driven in each cycle of the burst write to write the correct bytes of data.

#### Table 3. ZZ Mode Electrical Characteristics

#### **Sleep Mode**

The ZZ input pin is an asynchronous input. Asserting ZZ places the SRAM in a power conservation 'sleep' mode. Two clock cycles are required to enter into or exit from this 'sleep' mode. While in this mode, data integrity is guaranteed. Accesses pending when entering the "sleep" mode are not considered valid nor is the completion of the operation guaranteed. The device must be deselected prior to entering the "sleep" mode.  $\overline{CE}_1$ ,  $\overline{CE}_2$ , and  $\overline{CE}_3$ , must remain inactive for the duration of t<sub>ZZREC</sub> after the ZZ input returns LOW.

# Table 1. Interleaved Burst Address Table (MODE = Floating or V<sub>DD</sub>)

First Address	Second Address	Third Address	Fourth Address		
A1,A0	A1,A0	A1,A0	A1,A0		
00	01	10	11		
01	00	11	10		
10	11	00	01		
11	10	01	00		

Table 2. Linear Burst Address Table (MODE = GND)
--

First Address	Second Address	Third Address	Fourth Address
A1,A0	A1,A0	A1,A0	A1,A0
00	01	10	11
01	10	11	00
10	11	00	01
11	00	01	10

Parameter	Description	Test Conditions	Min	Max	Unit
I <sub>DDZZ</sub>	Sleep mode standby current	$ZZ \ge V_{DD} - 0.2V$		50	mA
t <sub>ZZS</sub>	Device operation to ZZ	$ZZ \ge V_{DD} - 0.2V$		2t <sub>CYC</sub>	ns
t <sub>ZZREC</sub>	ZZ recovery time	ZZ <u>&lt; 0</u> .2V	2t <sub>CYC</sub>		ns
t <sub>ZZI</sub>	ZZ active to sleep current	This parameter is sampled		2t <sub>CYC</sub>	ns
t <sub>RZZI</sub>	ZZ Inactive to exit sleep current	This parameter is sampled	0		ns



# **Truth Table**

The Truth Table for CY7C1354C and CY7C1356C follows. <sup>[2, 3, 4, 5, 6, 7, 8]</sup>

Operation	Address Used	CE	ZZ	ADV/LD	WE	BWx	OE	CEN	CLK	DQ
Deselect Cycle	None	Н	L	L	Х	Х	Х	L	L-H	Tri-State
Continue Deselect Cycle	None	Х	L	Н	Х	Х	Х	L	L-H	Tri-State
Read Cycle (Begin Burst)	External	L	L	L	Н	Х	L	L	L-H	Data Out (Q)
Read Cycle (Continue Burst)	Next	Х	L	Н	Х	Х	L	L	L-H	Data Out (Q)
NOP/Dummy Read (Begin Burst)	External	L	L	L	Н	Х	Н	L	L-H	Tri-State
Dummy Read (Continue Burst)	Next	Х	L	Н	Х	Х	Н	L	L-H	Tri-State
Write Cycle (Begin Burst)	External	L	L	L	L	L	Х	L	L-H	Data In (D)
Write Cycle (Continue Burst)	Next	Х	L	Н	Х	L	Х	L	L-H	Data In (D)
NOP/WRITE ABORT (Begin Burst)	None	L	L	L	L	Н	Х	L	L-H	Tri-State
WRITE ABORT (Continue Burst)	Next	Х	L	Н	Х	Н	Х	L	L-H	Tri-State
IGNORE CLOCK EDGE (Stall)	Current	Х	L	Х	Х	Х	Х	Н	L-H	-
SLEEP MODE	None	Х	Н	Х	Х	Х	Х	Х	Х	Tri-State

### Partial Write Cycle Description

The following table lists the Partial Write Cycle Description for CY7C1354C.<sup>[2, 3, 4, 9]</sup>

Function (CY7C1354C)	WE	BW <sub>d</sub>	BWc	BWb	BWa
Read	Н	Х	Х	Х	Х
Write –No bytes written	L	Н	Н	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a</sub> )	L	Н	Н	Н	L
Write Byte b – $(DQ_b \text{ and } DQP_b)$	L	Н	ThH	L	Н
Write Bytes b, a	L	Н	Н	L	L
Write Byte c – (DQ <sub>c</sub> and DQP <sub>c</sub> )	L	Н	L	Н	н
Write Bytes c, a	L	Н	L	Н	L
Write Bytes c, b	L	Н	L	L	н
Write Bytes c, b, a	L	Н	L	L	L
Write Byte d – (DQ <sub>d</sub> and DQP <sub>d</sub> )	L	L	Н	Н	н
Write Bytes d, a	L	L	Н	Н	L
Write Bytes d, b	L	L	Н	L	н
Write Bytes d, b, a	L	L	Н	L	L
Write Bytes d, c	L	L	L	Н	Н
Write Bytes d, c, a	L	L	L	Н	L

Notes

9. Table only lists a partial listing of the byte write combinations. Any combination of BW<sub>x</sub> is valid. Appropriate write will be done based on which byte write is active.

X = "Don't Care", H = Logic HIGH, L = Logic LOW, CE stands for ALL Chip Enables active. BWx = L signifies at least one Byte Write Select is active, BWx = Valid signifies that the desired Byte Write Selects are asserted, see Write Cycle Description table for details.
 Write is defined by WE and BWX. See Write Cycle Description table for details.
 When a write cycle is detected, all I/Os are tri-stated, even during Byte Writes.
 The DQ and DQP pins are controlled by the current cycle and the OE signal.

<sup>6.</sup> CEN = H inserts wait states.

<sup>7.</sup> 

Device will power up deselected and the I/Os in a tri-state condition, regardless of OE. OE is asynchronous and is not sampled with the clock rise. It is masked internally during write cycles. During a read cycle DQs and DQPX = Tri-state when OE is inactive or when the device is deselected, and DQs = data when OE is active. 8.



# **Partial Write Cycle Description**

The following table lists the Partial Write Cycle Description for CY7C1354C.<sup>[2, 3, 4, 9]</sup>

Function (CY7C1354C)	WE	BWd	BWc	BWb	BWa
Write Bytes d, c, b	L	L	L	L	Н
Write All Bytes	L	L	L	L	L

# Partial Write Cycle Description

The following table lists the Partial Write Cycle Description for CY7C1356C <sup>[2, 3, 4, 9]</sup>

Function (CY7C1356C)	WE	BWb	BWa
Read	Н	х	x
Write – No Bytes Written	L	Н	Н
Write Byte a – (DQ <sub>a</sub> and DQP <sub>a)</sub>	L	Н	L
Write Byte b – (DQ <sub>b</sub> and DQP <sub>b)</sub>	L	L	Н
Write Both Bytes	L	L	L





### IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1354C/CY7C1356C incorporates a serial boundary scan test access port (TAP) in the BGA package only. The TQFP package does not offer this functionality. This part operates in accordance with IEEE Standard 1149.1-1900, but does not have the set of functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because their inclusion places an added delay in the critical speed path of the SRAM. Note that the TAP controller functions in a manner that does not conflict with the operation of other devices using 1149.1 fully compliant TAPs. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1354C/CY7C1356C contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

#### **Disabling the JTAG Feature**

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V<sub>SS</sub>) to prevent clocking of the device. TDI and TMS are internally pulled up and may be unconnected. They may alternately be connected to V<sub>DD</sub> through a pull up resistor. TDO should be left unconnected. Upon power up, the device comes up in a reset state which does not interfere with the operation of the device.

### **TAP Controller State Diagram**



The 0/1 next to each state represents the value of TMS at the rising edge of TCK.

#### **Test Access Port (TAP)**

#### Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

#### Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

#### Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most significant bit (MSB) of any register. (See the TAP Controller Block Diagram.)

#### Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See the TAP Controller State Diagram.)

### **TAP Controller Block Diagram**



#### Performing a TAP Reset

A RESET is performed by forcing TMS HIGH ( $V_{DD}$ ) for five rising edges of TCK. This RESET does not affect the operation of the SRAM and may be performed while the SRAM is operating.

At power up, the TAP is reset internally to ensure that TDO comes up in a High-Z state.

#### **TAP Registers**

Registers are connected between the TDI and TDO balls and enable data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction register. Data is serially loaded into the TDI ball on the rising edge of TCK. Data is output on the TDO ball on the falling edge of TCK.

#### Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO balls as shown in the TAP Controller Block Diagram on page 11. Upon power up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as described in the previous section.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to enable fault isolation of the board-level serial test data path.

#### Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain chips. The bypass register is a single-bit register that can be placed between the TDI and TDO balls. This enables data to be shifted through the SRAM with minimal delay. The bypass register is set LOW ( $V_{SS}$ ) when the BYPASS instruction is executed.

#### Boundary Scan Register

The boundary scan register is connected to all the input and bidirectional balls on the SRAM.

The boundary scan register is loaded with the contents of the RAM I/O ring when the TAP controller is in the Capture-DR state and is then placed between the TDI and TDO balls when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE Z instructions can be used to capture the contents of the I/O ring.

The tables Boundary Scan Exit Order ( $256K \times 36$ ) on page 16 and Boundary Scan Exit Order ( $512K \times 18$ ) on page 17 show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI and the LSB is connected to TDO.

#### Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded in the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has a vendor code and other information described in Identification Register Definitions on page 14.

#### **TAP Instruction Set**

#### Overview

Eight different instructions are possible with the three-bit instruction register. All combinations are listed in the Instruction Codes table. Three of these instructions are listed as RESERVED and should not be used. The other five instructions are described in detail in this section.

The TAP controller used in this SRAM is not fully compliant to the 1149.1 convention because some of the mandatory 1149.1 instructions are not fully implemented.

The TAP controller cannot be used to load address data or control signals into the SRAM and cannot preload the I/O buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; rather, it performs a capture of the I/O ring when these instructions are executed.

Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted through the instruction register through the TDI and TDO balls. To execute the instruction once it is shifted in, the TAP controller needs to be moved into the Update-IR state.

#### EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. EXTEST is not implemented in this SRAM TAP controller, and therefore this device is not compliant to 1149.1. The TAP controller does recognize an all-0 instruction.

When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is one difference between the two instructions. Unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

#### IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO balls and enables the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state.

The IDCODE instruction is loaded into the instruction register upon power up or whenever the TAP controller is given a test logic reset state.

#### SAMPLE Z

The SAMPLE Z instruction causes the boundary scan register to be connected between the TDI and TDO balls when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

#### SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. When the SAMPLE/PRELOAD instructions are loaded into the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

The user must be aware that the TAP controller clock can only operate at a frequency up to 20 MHz, while the SRAM clock operates more than an order of magnitude faster. Because there is a large difference in the clock frequencies, it is possible that during the Capture-DR state, an input or output undergo a transition. The TAP may then try to capture a signal while in transition (metastable state). This does not harm the device, but there is no guarantee as to the value that will be captured. Repeatable results may not be possible.



To guarantee that the boundary scan register captures the correct value of a signal, the SRAM signal must be stabilized long enough to meet the TAP controller's capture setup plus hold times ( $t_{CS}$  and  $t_{CH}$ ). The SRAM clock input might not be captured correctly if there is no way in a design to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is an issue, it is still possible to capture all other signals and simply ignore the value of the CK and CK# captured in the boundary scan register.

After the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

PRELOAD enables an initial data pattern to be placed at the latched parallel outputs of the boundary scan register cells prior to the selection of another boundary scan test operation.

### **TAP** Timing

The shifting of data for the SAMPLE and PRELOAD phases can occur concurrently when required - that is, while data captured is shifted out, the preloaded data can be shifted in.

#### BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO balls. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

#### Reserved

These instructions are not implemented but are reserved for future use. Do not use these instructions.



### TAP AC Switching Characteristics Over the Operating Range<sup>[10, 11]</sup>

Parameter	Description	Min	Max	Unit
Clock				
t <sub>TCYC</sub>	TCK Clock Cycle Time	50		ns
t <sub>TF</sub>	TCK Clock Frequency		20	MHz
t <sub>TH</sub>	TCK Clock HIGH time	20		ns
t <sub>TL</sub>	TCK Clock LOW time	20		ns
Output Time	es			•
t <sub>TDOV</sub>	TCK Clock LOW to TDO Valid		10	ns
t <sub>TDOX</sub>	TCK Clock LOW to TDO Invalid	0		ns
Setup Time	S	·		
t <sub>TMSS</sub>	TMS Setup to TCK Clock Rise	5		ns
t <sub>TDIS</sub>	TDI Setup to TCK Clock Rise	5		ns
t <sub>CS</sub>	Capture Setup to TCK Rise	5		ns
Hold Times	•			
t <sub>TMSH</sub>	TMS Hold after TCK Clock Rise	5		ns
t <sub>TDIH</sub>	TDI Hold after Clock Rise	5		ns
t <sub>CH</sub>	Capture Hold after Clock Rise	5		ns

Notes

10.  $t_{CS}$  and  $t_{CH}$  refer to the setup and hold time requirements of latching data from the boundary scan register.

11. Test conditions are specified using the load in TAP AC test Conditions.  $t_R/t_F$  = 1 ns.





### 3.3V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 3.3V
Input rise and fall times	1 ns
Input timing reference levels	1.5V
Output reference levels	1.5V
Test load termination supply voltage	1.5V

### 3.3V TAP AC Output Load Equivalent



# 2.5V TAP AC Test Conditions

Input pulse levels	V <sub>SS</sub> to 2.5V
Input rise and fall time	1 ns
Input timing reference levels	1.25V
Output reference levels	1.25V
Test load termination supply voltage	1.25V

# 2.5V TAP AC Output Load Equivalent



# **TAP DC Electrical Characteristics and Operating Conditions**

Parameter	Description	Test C	onditions	Min	Max	Unit
V <sub>OH1</sub>	Output HIGH Voltage	$I_{OH}$ = -4.0 mA, $V_{DDO}$	I <sub>OH</sub> = -4.0 mA, V <sub>DDQ</sub> = 3.3V			V
		$I_{OH}$ = -1.0 mA, $V_{DDO}$	<sub>2</sub> = 2.5V	2.0		V
V <sub>OH2</sub>	Output HIGH Voltage	I <sub>OH</sub> = –100 μA	V <sub>DDQ</sub> = 3.3V	2.9		V
			V <sub>DDQ</sub> = 2.5V	2.1		V
V <sub>OL1</sub>	Output LOW Voltage	I <sub>OL</sub> = 8.0 mA	V <sub>DDQ</sub> = 3.3V		0.4	V
			V <sub>DDQ</sub> = 2.5V		0.4	V
V <sub>OL2</sub>	Output LOW Voltage	I <sub>OL</sub> = 100 μA	V <sub>DDQ</sub> = 3.3V		0.2	V
			V <sub>DDQ</sub> = 2.5V		0.2	V
V <sub>IH</sub>	Input HIGH Voltage		V <sub>DDQ</sub> = 3.3V	2.0	V <sub>DD</sub> + 0.3	V
			V <sub>DDQ</sub> = 2.5V	1.7	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage		V <sub>DDQ</sub> = 3.3V	-0.3	0.8	V
			V <sub>DDQ</sub> = 2.5V	-0.3	0.7	V
I <sub>X</sub>	Input Load Current	$GND \leq V_{IN} \leq V_{DDQ}$	•	-5	5	μA

 $(0^{\circ}C < TA < +70^{\circ}C; V_{DD} = 3.3V \pm 0.165V \text{ unless otherwise noted})^{[12]}$ 

# **Identification Register Definitions**

Instruction Field	CY7C1354C	CY7C1356C	Description
Revision Number (31:29)	000	000	Reserved for version number.
Cypress Device ID (28:12) <sup>[13]</sup>	01011001000100110	01011001000010110	Reserved for future use.
Cypress JEDEC ID (11:1)	00000110100	00000110100	Allows unique identification of SRAM vendor.
ID Register Presence (0)	1	1	Indicate the presence of an ID register.

Notes

<sup>12.</sup> All voltages referenced to V\_{SS} (GND). 13. Bit #24 is "1" in the Register Definitions for both 2.5V and 3.3V versions of this device.



# Scan Register Sizes

Register Name	Bit Size (x36)	Bit Size (x18)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan Order (119-ball BGA package)	69	69
Boundary Scan Order (165-ball FBGA package)	69	69

# **Identification Codes**

Instruction	Code	Description
EXTEST	000	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state.
IDCODE	001	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
SAMPLE Z		Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
RESERVED	011	Do Not Use: This instruction is reserved for future use.
SAMPLE/PRELOAD	100	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation.
RESERVED	101	Do Not Use: This instruction is reserved for future use.
RESERVED	110	Do Not Use: This instruction is reserved for future use.
BYPASS	111	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.





# Boundary Scan Exit Order (256K × 36)

Bit #	119-ball ID	165-ball ID	Bit #	119-ball ID	165-ball ID
1	K4	B6	31	B5	R9
2	H4	B7	32	A5	P9
3	M4	A7	33	C6	R8
4	F4	B8	34	A6	P8
5	B4	A8	35	P4	R6
6	G4	A9	36	N4	P6
7	C3	B10	37	R6	R4
8	B3	A10	38	T5	P4
9	D6	C11	39	Т3	R3
10	H7	E10	40	R2	P3
11	G6	F10	41	R3	R1
12	E6	G10	42	P2	N1
13	D7	D10	43	P1	L2
14	E7	D11	44	L2	K2
15	F6	E11	45	K1	J2
16	G7	F11	46	N2	M2
17	H6	G11	47	N1	M1
18	Τ7	H11	48	M2	L1
19	K7	J10	49	L1	K1
20	L6	K10	50	K2	J1
21	N6	L10	51	Not Bonded (Preset to 1)	Not Bonded (Preset to 1)
22	P7	M10	52	H1	G2
23	N7	J11	53	G2	F2
24	M6	K11	54	E2	E2
25	L7	L11	55	D1	D2
26	K6	M11	56	H2	G1
27	P6	N11	57	G1	F1
28	T4	R11	58	F2	E1
29	A3	R10	59	E1	D1
30	C5	P10	60	D2	C1
			61	C2	B2



# Boundary Scan Exit Order (512K × 18)

Bit #	119-ball ID	165-ball ID	Bit #	119-ball ID	165-ball ID
1	K4	B6	37	R6	R4
2	H4	B7	38	T5	P4
3	M4	A7	39	T3	R3
4	F4	B8	40	R2	P3
5	B4	A8	41	R3	R1
6	G4	A9	42	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
7	C3	B10	43	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
8	B3	A10	44	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
9	T2	A11	45	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
10	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	46	P2	N1
11	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	47	N1	M1
12	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	48	M2	L1
13	D6	C11	49	L1	K1
14	E7	D11	50	K2	J1
15	F6	E11	51	Not Bonded (Preset to 1)	Not Bonded (Preset to 1)
16	G7	F11	52	H1	G2
17	H6	G11	53	G2	F2
18	T7	H11	54	E2	E2
19	K7	J10	55	D1	D2
20	L6	K10	56	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
21	N6	L10	57	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
22	P7	M10	58	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
23	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	59	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
24	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	60	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
25	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	61	C2	B2
26	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	62	A2	A2
27	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)	63	E4	A3
28	T6	R11	64	B2	B3
29	A3	R10	65	Not Bonded (Preset to 0)	Not Bonded (Preset to 0)
30	C5	P10	66	G3	Not Bonded (Preset to 0)
31	B5	R9	67	Not Bonded (Preset to 0)	A4
32	A5	P9	68	L5	B5
33	C6	R8	69	B6	A6
34	A6	P8			
35	P4	R6			
36	N4	P6			



### **Maximum Ratings**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage on V <sub>DD</sub> Relative to GND0.5V to +4.6V
Supply Voltage on V <sub>DDQ</sub> Relative to GND –0.5V to +V <sub>DD</sub>
DC to Outputs in Tri-State0.5V to V <sub>DDQ</sub> + 0.5V
DC Input Voltage –0.5V to V <sub>DD</sub> + 0.5V
Current into Outputs (LOW)
Static Discharge Voltage> 2001V
(per MIL-STD-883, Method 3015)
Latch up Current> 200 mA

# **Operating Range**

Range	Ambient Temperature	V <sub>DD</sub>	V <sub>DDQ</sub>
Commercial	0°C to +70°C	3.3V –5%/+10%	
Industrial	–40°C to +85°C		to V <sub>DD</sub>

# **Neutron Soft Error Immunity**

Parameter	Description	Test Conditions	Тур	Max*	Unit	
LSBU	Logical Single-Bit Upsets	25°C	320	368	FIT/ Mb	
LMBU	Logical Multi-Bit Upsets	25°C	0	0.01	FIT/ Mb	
SEL	Single Event Latch up	85°C	0	0.1	FIT/ Dev	
* No LMBU or SEL events occurred during testing; this column represents a statistical $\chi^2$ , 95% confidence limit calculation. For more details refer to Appli-						

cation Note AN 54908 "Accelerated Neutron SER Testing and Calculation of Terrestrial Failure Rates"

<b>Electrical Characteristics</b>	• Over the Operating Range <sup>[14, 15]</sup>
-----------------------------------	--

Parameter	Description	Test Conditions	Min	Max	Unit
V <sub>DD</sub>	Power Supply Voltage		3.135	3.6	V
V <sub>DDQ</sub>	I/O Supply Voltage	for 3.3V I/O	3.135	V <sub>DD</sub>	V
		for 2.5V I/O	2.375	2.625	V
V <sub>OH</sub>	Output HIGH Voltage	for 3.3V I/O, I <sub>OH</sub> = -4.0 mA	2.4		V
		for 2.5V I/O, I <sub>OH</sub> = -1.0 mA	2.0		V
V <sub>OL</sub>	Output LOW Voltage	for 3.3V I/O, I <sub>OL</sub> = 8.0 mA		0.4	V
		for 2.5V I/O, I <sub>OL</sub> = 1.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	for 3.3V I/O	2.0	V <sub>DD</sub> + 0.3V	V
		for 2.5V I/O	1.7	V <sub>DD</sub> + 0.3V	V
V <sub>IL</sub>	Input LOW Voltage <sup>[16]</sup>	for 3.3V I/O	-0.3	0.8	V
		for 2.5V I/O	-0.3	0.7	V
I <sub>X</sub>	Input Leakage Current except ZZ and MODE	$GND \le V_I \le V_{DDQ}$	-5	5	μA
	Input Current of MODE	Input = V <sub>SS</sub>	-30		μA
		Input = V <sub>DD</sub>		5	μA
	Input Current of ZZ	Input = V <sub>SS</sub>	-5		μA
		Input = V <sub>DD</sub>		30	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \le V_I \le V_{DDQ}$ , Output Disabled	-5	5	μA

#### Notes

14. Overshoot:  $V_{IL}(AC) < V_{DD} + 1.5V$  (Pulse width less than  $t_{CYC}/2$ ), undershoot:  $V_{IL}(AC) > -2V$  (Pulse width less than  $t_{CYC}/2$ ). 15.  $T_{Power-up}$ : Assumes a linear ramp from 0V to  $V_{DD}$  (min.) within 200 ms. During this time  $V_{IH} < V_{DD}$  and  $V_{DDQ} \le V_{DD}$ . 16. Tested initially and after any design or process changes that may affect these parameters.



# Electrical Characteristics Over the Operating Range<sup>[14, 15]</sup> (continued)

Parameter	Description	Test Condi	tions	Min	Max	Unit
I <sub>DD</sub>	V <sub>DD</sub> Operating Supply	V <sub>DD</sub> = Max., I <sub>OUT</sub> = 0 mA,	4 ns cycle, 250 MHz		250	mA
		$f = f_{MAX} = 1/t_{CYC}$	5 ns cycle, 200 MHz		220	mA
			6 ns cycle, 166 MHz		180	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4 ns cycle, 250 MHz		130	mA
	Power down Current—TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5 ns cycle, 200 MHz		120	mA
		In CYC	6 ns cycle, 166 MHz		110	mA
I <sub>SB2</sub>	Automatic CE Power down Current—CMOS Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ , f = 0	All speed grades		40	mA
I <sub>SB3</sub>	Automatic CE	Max. V <sub>DD</sub> , Device Deselected,	4 ns cycle, 250 MHz		120	mA
	Power down Current—CMOS Inputs	$V_{IN} \le 0.3V$ or $V_{IN} \ge V_{DDQ} - 0.3V$ , f = f <sub>MAX</sub> = 1/t <sub>CYC</sub>	5 ns cycle, 200 MHz		110	mA
		$\mathbf{H} = \mathbf{H} \mathbf{M} \mathbf{A} \mathbf{X} = \mathbf{H} \mathbf{C} \mathbf{Y} \mathbf{C}$	6 ns cycle, 166 MHz		100	mA
I <sub>SB4</sub>	Automatic CE Power down Current—TTL Inputs	Max. $V_{DD}$ , Device Deselected, $V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = 0	All speed grades		40	mA

# Capacitance<sup>[16]</sup>

Parameter	Description	Test Conditions	100 TQFP Max	119 BGA Max	165 FBGA Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 MHz,$	5	5	5	pF
C <sub>CLK</sub>	Clock Input Capacitance	$V_{DD} = 3.3 V V_{DDQ} = 2.5 V$	5	5	5	pF
C <sub>I/O</sub>	Input/Output Capaci- tance		5	7	7	pF

# Thermal Resistance<sup>[16]</sup>

Parameter	Description	Test Conditions	100 TQFP Max	119 BGA Max	165 FBGA Max	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Test conditions follow standard test methods and procedures	29.41	34.1	16.8	°C/W
Θ <sup>JC</sup>	Thermal Resistance (Junction to Case)	for measuring thermal impedance, per EIA/JESD51.	6.13	14.0	3.0	°C/W





Figure 4. AC Test Loads and Waveforms





# Switching Characteristics Over the Operating Range [18, 19]

Demonstern	Description		250	-2	-200		-166	
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>Power</sub> <sup>[17]</sup>	V <sub>CC</sub> (typical) to the First Access Read or Write			1		1		ms
Clock						•		
t <sub>CYC</sub>	Clock Cycle Time	4.0		5		6		ns
F <sub>MAX</sub>	Maximum Operating Frequency		250		200		166	MHz
t <sub>CH</sub>	Clock HIGH	1.8		2.0		2.4		ns
t <sub>CL</sub>	Clock LOW	1.8		2.0		2.4		ns
t <sub>EOV</sub>	OE LOW to Output Valid		2.8		3.2		3.5	ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[20, 21, 22]</sup>	1.25		1.5		1.5		ns
Output Times						•		
t <sub>CO</sub>	Data Output Valid after CLK Rise		2.8		3.2		3.5	ns
t <sub>EOV</sub>	OE LOW to Output Valid		2.8		3.2		3.5	ns
t <sub>DOH</sub>	Data Output Hold after CLK Rise	1.25		1.5		1.5		ns
t <sub>CHZ</sub>	Clock to High-Z <sup>[20, 21, 22]</sup>	1.25	2.8	1.5	3.2	1.5	3.5	ns
t <sub>CLZ</sub>	Clock to Low-Z <sup>[20, 21, 22]</sup>	1.25		1.5		1.5		ns
t <sub>EOHZ</sub>	OE HIGH to Output High-Z <sup>[20, 21, 22]</sup>		2.8		3.2		3.5	ns
t <sub>EOLZ</sub>	OE LOW to Output Low-Z <sup>[20, 21, 22]</sup>	0		0		0		ns
Setup Times								
t <sub>AS</sub>	Address Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>DS</sub>	Data Input Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>CENS</sub>	CEN Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>WES</sub>	WE, BW <sub>x</sub> Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>ALS</sub>	ADV/LD Setup before CLK Rise	1.4		1.5		1.5		ns
t <sub>CES</sub>	Chip Select Setup	1.4		1.5		1.5		ns
Hold Times						•		
t <sub>AH</sub>	Address Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>DH</sub>	Data Input Hold after CLK Rise			0.5		0.5		ns
t <sub>CENH</sub>	CEN Hold after CLK Rise			0.5		0.5		ns
t <sub>WEH</sub>	WE, BW <sub>x</sub> Hold after CLK Rise			0.5		0.5		ns
t <sub>ALH</sub>	ADV/LD Hold after CLK Rise	0.4		0.5		0.5		ns
t <sub>CEH</sub>	Chip Select Hold after CLK Rise	0.4		0.5		0.5		ns

Notes

17. This part has a voltage regulator internally; t<sub>power</sub> is the time power needs to be supplied above V<sub>DD</sub> minimum initially, before a Read or Write operation can be initiated.

Initiated.
18. Timing reference level is 1.5V when V<sub>DDQ</sub> = 3.3V and is 1.25V when V<sub>DDQ</sub> = 2.5V.
19. Test conditions shown in (a) of AC Test Loads unless otherwise noted.
20. t<sub>CHZ</sub>, t<sub>CLZ</sub>, t<sub>EOLZ</sub>, and t<sub>EOHZ</sub> are specified with AC test conditions shown in (b) of AC Test Loads. Transition is measured ± 200 mV from steady-state voltage.
21. At any given voltage and temperature, t<sub>EOHZ</sub> is less than t<sub>EOLZ</sub> and t<sub>CHZ</sub> is less than t<sub>CLZ</sub> to eliminate bus contention between SRAMs when sharing the same data bus. These specifications do not imply a bus contention condition, but reflect parameters guaranteed over worst case user conditions. Device is designed to achieve High-Z prior to Low-Z under the same system conditions.
21. The same data bus is an expension of a prior to 100% total data bus to achieve High-Z prior to 100% total data bus.

22. This parameter is sampled and not 100% tested.





### **Switching Waveforms**



Notes

23. For this waveform ZZ is tied low. 24. When  $\overline{CE}$  is LOW,  $\overline{CE}_1$  is LOW,  $CE_2$  is HIGH and  $\overline{CE}_3$  is LOW. When  $\overline{CE}$  is HIGH,  $\overline{CE}_1$  is HIGH or  $CE_2$  is LOW or  $\overline{CE}_3$  is HIGH. 25. Order of the Burst sequence is determined by the status of the MODE (0 = Linear, 1 = Interleaved). Burst operations are optional.



### Switching Waveforms (continued)



Figure 6. NOP, STALL, and DESELECT Cycles<sup>[23, 24, 26]</sup>

26. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrated CEN being used to create a pause. A write is not performed during this cycle.



# Switching Waveforms (continued)



Notes 27. Device must be deselected when entering ZZ mode. See cycle description table for all possible signal conditions to deselect the device. 28. I/Os are in High-Z when exiting ZZ sleep mode.





### **Ordering Information**

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives and distributors. To find the office closest to you, visit us at http://www.cypress.com/go/datasheet/offices

### Table 4. Ordering Information

Speed (MHz)	Ordering Code	Package Diagram	Part and Package Type	Operating Range
166	CY7C1354C-166AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1356C-166AXC			
	CY7C1354C-166BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1356C-166BGC			
	CY7C1354C-166BZC	51-85180	165-ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)	
	CY7C1354C-166AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
	CY7C1356C-166AXI			
200	CY7C1354C-200AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial
	CY7C1354C-200BGC	51-85115	119-ball Ball Grid Array (14 x 22 x 2.4 mm)	
	CY7C1354C-200AXI	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Industrial
250	CY7C1356C-250AXC	51-85050	100-pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free	Commercial



### **Package Diagrams**















51-85115-\*B











51-85180-\*B



# **Document History Page**

REV.	ECN No.	Submission Date	Orig. of Change	Description of Change
**	242032	See ECN	RKF	New data sheet
*A	278130	See ECN	RKF	Changed Boundary Scan order to match the B Rev of these devices Changed TQFP pkg to Lead-free TQFP in Ordering Information section Added comment of Lead-free BG and BZ packages availability
*В	284431	See ECN	VBL	Changed ISB1 and ISB3 from DC Characteristic table as follows ISB1: 225 mA-> 130 mA, 200 MHz -> 120 mA, 167 MHz -> 110 mA ISB3: 225 MHz -> 120 mA, 200 MHz -> 110 mA, 167 MHz -> 100 mA Add BG and BZ pkg lead-free part numbers to ordering info section
*C	320834	See ECN	PCI	Changed 225 MHz to 250 MHz Address expansion pins/balls in the pinouts for all packages are modified a per JEDEC standard Unshaded frequencies of 250, 200, 166 MHz in AC/DC Tables and Selection Guide Changed $\Theta_{JA}$ and $\Theta_{JC}$ for TQFP Package from 25 and 9 °C/W to 29.41 and 6.13 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for BGA Package from 25 and 6 °C/W to 34.1 and 14 °C/W respectively Changed $\Theta_{JA}$ and $\Theta_{JC}$ for FBGA Package from 27 and 6 °C/W to 16.8 and 3 °C/W respectively Modified $V_{OL}$ , $V_{OH}$ test conditions Added Lead-Free product information Updated Ordering Information Table Changed from Preliminary to Final
*D	351895	See ECN	PCI	Changed I <sub>SB2</sub> from 35 to 40 mA Updated Ordering Information Table
*E	377095	See ECN	PCI	Modified test condition in note# 15 from $V_{DDQ} < V_{DD}$ to $V_{DDQ} \le V_{DD}$
*F	408298	See ECN	RXU	Changed address of Cypress Semiconductor Corporation on Page# 1 from "3901 North First Street" to "198 Champion Court" Changed three-state to tri-state. Modified "Input Load" to "Input Leakage Current except ZZ and MODE" in t Electrical Characteristics Table. Replaced Package Name column with Package Diagram in the Ordering Int mation table.
*G	501793	See ECN	VKN	Added the Maximum Rating for Supply Voltage on $V_{DDQ}$ Relative to GND Changed $t_{TH}$ , $t_{TL}$ from 25 ns to 20 ns and $t_{TDOV}$ from 5 ns to 10 ns in TAP / Switching Characteristics table. Updated the Ordering Information table.
*H	2756340	08/26/2009	VKN/AESA	Updated template Included Soft Error Immunity Data Modified Ordering Information table by including parts that are available ar modified the disclaimer for the Ordering information.



### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

#### Products

PSoC	psoc.cypress.com
Clocks & Buffers	clocks.cypress.com
Wireless	wireless.cypress.com
Memories	memory.cypress.com
Image Sensors	image.cypress.com

© Cypress Semiconductor Corporation, 2006-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05538 Rev. \*H Revised August 25, 2009 Page 30 of 30 No Bus Latency and NoBL are trademarks of Cypress Semiconductor Corporation. All products and company names mentioned in this document may be the trademarks of their respective holders.