

Please note that Cypress is an Infineon Technologies Company.

The document following this cover page is marked as "Cypress" document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

Continuity of document content

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

Continuity of ordering part numbers

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.



Automotive PSoC[®] 4: PSoC 4000 Family Datasheet

Programmable System-on-Chip (PSoC[®])

General Description

PSoC[®] 4 is a scalable and reconfigurable platform architecture for a family of programmable embedded system controllers with an Arm[®] Cortex[™]-M0 CPU, while being AEC-Q100 compliant. It combines programmable and reconfigurable analog and digital blocks with flexible automatic routing. The PSoC 4000 product family is the smallest member of the PSoC 4 platform architecture. It is a combination of a microcontroller with standard communication and timing peripherals, a capacitive touch-sensing system (CapSense[®]) with best-in-class performance, and general-purpose analog. PSoC 4000 products will be fully upward compatible with members of the PSoC 4 platform for new applications and design needs.

Features

32-bit MCU Subsystem

- 16-MHz Arm Cortex-M0 CPU
- Up to 16 KB of flash with Read Accelerator
- Up to 2 KB of SRAM

Programmable Analog

- Two current DACs (IDACs) for general-purpose or capacitive sensing applications
- One low-power comparator with internal reference

Low Power 1.71-V to 5.5-V operation

Deep Sleep mode with wake-up on interrupt and I²C address detect

Capacitive Sensing

- Cypress Capacitive Sigma-Delta (CSD) provides best-in-class signal-to-noise ratio (SNR) and water tolerance
- Cypress-supplied software component makes capacitive sensing design easy
- Automatic hardware tuning (SmartSense[™])

Serial Communication

Multi-master I²C block with the ability to do address matching during Deep Sleep and generate a wake-up on match

Timing and Pulse-Width Modulation

- One 16-bit Timer/Counter/Pulse-Width Modulator (TCPWM) block
- Center-aligned, Edge, and Pseudo-Random modes
- Comparator-based triggering of Kill signals for motor drive and other high-reliability digital logic applications

Up to 20 Programmable GPIO Pins

- 24-pin QFN and 16-pin SOIC packages
- GPIO pins on Ports 0, 1, and 2 can be CapSense or have other functions
- Drive modes, strengths, and slew rates are programmable

Temperature Ranges

- A Grade: –40 °C to +85 °C
- S-Grade: –40 °C to +105 °C
- E-Grade: -40 °C to +125 °C^[1]
- Automotive Electronics Council (AEC) Q100 qualified

PSoC Creator Design Environment

- Integrated Development Environment (IDE) provides schematic design entry and build (with analog and digital automatic routing)
- Applications Programming Interface (API) component for all fixed-function and programmable peripherals

Industry-Standard Tool Compatibility

■ After schematic entry, development can be done with Arm-based industry-standard development tools

Note

1. Grade-E specifications (at +125 °C) are preliminary. Contact Cypress for the availability of Grade-E devices.

Cypress Semiconductor Corporation Document Number: 001-92145 Rev. *I 198 Champion Court

San Jose, CA 95134-1709 •408-943-2600 Revised February 12, 2020



Functional Description

PSoC 4000 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

The Arm Serial-Wire Debug (SWD) interface supports all programming and debug features of the device.

Complete debug-on-chip functionality enables full-device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE provides fully integrated programming and debug support for the PSoC 4000 devices. The SWD interface is fully compatible with industry-standard third-party tools. The PSoC 4000 family provides a level of security not possible with multi-chip application solutions or with microcontrollers. It has the following advantages:

- Allows disabling of debug features
- Robust flash protection
- Allows customer-proprietary functionality to be implemented in on-chip programmable blocks

The debug circuits are enabled by default and can only be disabled in firmware. If they are not enabled, the only way to re-enable them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables debugging.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about phishing attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled. Therefore, PSoC 4000, with device security enabled, will have only limited capability for failure analysis. This is a trade-off the PSoC 4000 allows the customer to make.

Block Diagram





Contents

Functional Overview	4
CPU and Memory Subsystem	4
System Resources	4
Analog Blocks	
Fixed Function Digital	
GPIO	5
Special Function Peripherals	5
Pinouts	6
Power	8
Unregulated External Supply	
Regulated External Supply	8
Development Support	9
Documentation	9
Online	9
Tools	9
Electrical Specifications	10
Absolute Maximum Ratings	10
Device Level Specifications	11
Analog Peripherals	14

Digital Peripherals	
Memory	
System Resources	
Ordering Information	20
Part Numbering Conventions	20
Packaging	
Package Outline Drawings	
Acronyms	25
Document Conventions	
Units of Measure	
Document History Page	
Sales, Solutions, and Legal Information	30
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	
Cypress Developer Community	
Technical Support	



Functional Overview

CPU and Memory Subsystem

CPU

The Cortex-M0 CPU in the PSoC 4000 is part of the 32-bit MCU subsystem, which is optimized for low-power operation with extensive clock gating. Most instructions are 16 bits in length and the CPU executes a subset of the Thumb-2 instruction set. This enables fully compatible, binary, upward migration of the code to higher performance processors, such as the Cortex-M3 and M4. It includes a nested vectored interrupt controller (NVIC) block with eight interrupt inputs and also includes a Wakeup Interrupt Controller (WIC). The WIC can wake the processor from the Deep Sleep mode, allowing power to be switched off to the main processor when the chip is in the Deep Sleep mode.

The CPU also includes a debug interface, the SWD interface, which is a 2-wire form of JTAG. The debug configuration used for PSoC 4000 has four breakpoint (address) comparators and two watchpoint (data) comparators.

Flash

The PSoC 4000 device has a flash module with a flash accelerator, tightly coupled to the CPU to improve average access times from the flash block. The low-power flash block is designed to deliver zero wait-state (WS) access time at 16 MHz. The flash accelerator delivers 85% of the single-cycle SRAM access performance on average.

SRAM

Two KB of SRAM are provided with zero wait-state access at 16 MHz.

SROM

A supervisory ROM that contains boot and configuration routines is provided.

System Resources

Power System

The power system is described in detail in the section on Power on page 8. It provides an assurance that voltage levels are as required for each respective mode and either delays mode entry (for example, on power-on reset (POR)) until voltage levels are as required for proper functionality, or generates resets (for example, on brown-out detection). The PSoC 4000 operates with a single external supply over the range of either 1.8 V \pm 5% (externally regulated) or 1.8 to 5.5 V (internally regulated) and has three different power modes, transitions between which are managed by the power system. The PSoC 4000 provides Active, Sleep, and Deep Sleep low-power modes.

All subsystems are operational in Active mode. The CPU subsystem (CPU, flash, and SRAM) is clock-gated off in Sleep mode, while all peripherals and interrupts are active with instantaneous wake-up on a wake-up event. In Deep Sleep mode, the high-speed clock and associated circuitry is switched off; wake-up from this mode takes 35 µs.

Clock System

The PSoC 4000 clock system is responsible for providing clocks to all subsystems that require clocks and for switching between different clock sources without glitching. In addition, the clock system ensures that there are no metastable conditions.

The clock system for the PSoC 4000 consists of the internal main oscillator (IMO) and the internal low-frequency oscillator (ILO) and provision for an external clock.

Figure 1. PSoC 4000 MCU Clocking Architecture



The F_{CPU} signal can be divided down to generate synchronous clocks for the analog and digital peripherals. There are four clock dividers for the PSoC 4000, each with 16-bit divide capability The 16-bit capability allows flexible generation of fine-grained frequency values and is fully supported in PSoC Creator.

IMO Clock Source

The IMO is the primary source of internal clocking in the PSoC 4000. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 24 MHz and it can be adjusted from 24 to 48 MHz in steps of 4 MHz. The IMO tolerance with Cypress-provided calibration settings is $\pm 2\%$ (24 and 32 MHz).

ILO Clock Source

The ILO is a very low power, 40-kHz oscillator, which is primarily used to generate clocks for the watchdog timer (WDT) and peripheral operation in Deep Sleep mode. ILO-driven counters can be calibrated to the IMO to improve accuracy. Cypress provides a software component, which does the calibration.

Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and generates a watchdog reset if not serviced before the set timeout occurs. The watchdog reset is recorded in a Reset Cause register, which is firmware readable.

Reset

The PSoC 4000 can be reset from a variety of sources including a software reset. Reset events are asynchronous and guarantee reversion to a known state. The reset cause is recorded in a register, which is sticky through reset and allows software to determine the cause of the reset. An XRES pin is reserved for external reset on the 24-pin package. An internal POR is provided on the 16-pin package. The XRES pin has an internal pull-up resistor that is always enabled.

Voltage Reference

The PSoC 4000 reference system generates all internally required references. A 1.2-V voltage reference is provided for the comparator. The IDACs are based on a $\pm 5\%$ reference.



Analog Blocks

Low-power Comparators

The PSoC 4000 has a low-power comparator, which uses the built-in voltage reference. Any one of up to 16 pins can be used as a comparator input and the output of the comparator can be brought out to a pin. The selected comparator input is connected to the minus input of the comparator with the plus input always connected to the 1.2-V voltage reference

Current DACs

The PSoC 4000 has two IDACs, which can drive any of up to 16 pins on the chip. These IDACs have programmable current ranges.

Analog Multiplexed Buses

The PSoC 4000 has two concentric independent buses that go around the periphery of the chip. These buses (called amux buses) are connected to firmware-programmable analog switches that allow the chip's internal resources (IDACs, comparator) to connect to any pin on Ports 0, 1, and 2.

Fixed Function Digital

Timer/Counter/PWM (TCPWM) Block

The TCPWM block consists of a 16-bit counter with user-programmable period length. There is a capture register to record the count value at the time of an event (which may be an I/O event), a period register that is used to either stop or auto-reload the counter when its count is equal to the period register, and compare registers to generate compare value signals that are used as PWM duty cycle outputs. The block also provides true and complementary outputs with programmable offset between them to allow use as dead-band programmable complementary PWM outputs. It also has a Kill input to force outputs to a predetermined state; for example, this is used in motor drive systems when an over-current state is indicated and the PWM driving the FETs needs to be shut off immediately with no time for software intervention.

Serial Communication Block (SCB)

The PSoC 4000 has a serial communication block, which implements a multi-master I^2C interface.

I²C Mode: The hardware I²C block implements a full multi-master and slave interface (it is capable of multi-master arbitration). This block is capable of operating at speeds of up to 400 kbps (Fast Mode) and has flexible buffering options to reduce interrupt overhead and latency for the CPU. It also supports EZI2C that creates a mailbox address range in the memory of the PSoC 4000 and effectively reduces I²C communication to reading from and writing to an array in memory. In addition, the block supports an 8-deep FIFO for receive and transmit which, by increasing the time given for the CPU to read data, greatly reduces the need for clock stretching caused by the CPU not having read data on time.

The I²C peripheral is compatible with the I²C Standard-mode and Fast-mode devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

The PSoC 4000 is not completely compliant with the I^2C spec in the following respect:

GPIO cells are not overvoltage tolerant and, therefore, cannot be hot-swapped or powered up independently of the rest of the I²C system.

GPIO

The PSoC 4000 has up to 20 GPIOs. The GPIO block implements the following:

- Eight drive modes:
 - □ Analog input mode (input and output buffers disabled)
 - Input only
 - Weak pull-up with strong pull-down
 - Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - □ Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTL).
- Individual control of input and output buffer enabling/disabling in addition to the drive strength modes
- Selectable slew rates for dV/dt related noise control to improve EMI

The pins are organized in logical entities called ports, which are 8-bit in width (less for Ports 2 and 3). During power-on and reset, the blocks are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as a high-speed I/O matrix is used to multiplex between various signals that may connect to an I/O pin.

Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled and each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it (4 for PSoC 4000).

Special Function Peripherals

CapSense

CapSense is supported in the PSoC 4000 through a CSD block that can be connected to up to 16 pins through an analog mux bus via an analog switch (pins on Port 3 are not available for CapSense purposes). CapSense function can thus be provided on any available pin or group of pins in a system under software control. A PSoC Creator component is provided for the CapSense block to make it easy for the user.

Shield voltage can be driven on another mux bus to provide water-tolerance capability. Water tolerance is provided by driving the shield electrode in phase with the sense electrode to keep the shield capacitance from attenuating the sensed input. Proximity sensing can also be implemented.

The CapSense block has two IDACs, which can be used for general purposes if CapSense is not being used (both IDACs are available in that case) or if CapSense is used without water tolerance (one IDAC is available).



Pinouts

The following is the pin list for PSoC 4000. All Port pins support GPIO. Ports 0, 1, and 2 support CSD CapSense and analog mux bus connections.

Table 1. PSoC 4000 Pin Descriptions

	24-pin QFN		16-pin SOIC		
Pin	Name	Pin	Name	TCPWM Signals	Alternate Functions
1	P0.0/TRIN0			TRIN0: Trigger Input 0	
2	P0.1/TRIN1/ CMPO_0	3	P0.1/TRIN1/CMPO_0	TRIN1: Trigger Input 1	CMPO_0: Sense Comp Out
3	P0.2/TRIN2	4	P0.2/TRIN2	TRIN2: Trigger Input 2	
4	P0.3/TRIN3			TRIN3: Trigger Input 3	
5	P0.4/TRIN4/ CMPO_0/EXT_CLK	5	P0.4/TRIN4/CMPO_0 /EXT_CLK	TRIN4: Trigger Input 4	CMPO_0: Sense Comp Out, External Clock, CMOD Cap
6	VCCD	6	VCCD		
7	VDD	7	VDD		
8	VSS	8	VSS		
9	P0.5	9	P0.5		
10	P0.6	10	P0.6		
11	P0.7				
12	P1.0				
13	P1.1/OUT0	11	P1.1/OUT0	OUT0: PWM OUT 0	
14	P1.2/SCL	12	P1.2/SCL		I2C Clock
15	P1.3/SDA	13	P1.3/SDA		I2C Data
16	P1.4/UND0			UND0: Underflow Out	
17	P1.5/OVF0			OVF0: Overflow Out	
18	P1.6/OVF0/UND0/ nOUT0/CMPO_0	14	P1.6/OVF0/UND0/ nOUT0/CMPO_0	nOUT0: Complement of OUT0 (not OUT)	CMPO_0: Sense Comp Out, Internal Reset function during POR (must not have load to ground during POR).
19	P1.7/MATCH/EXT_C LK	15	P1.7/MATCH/EXT_C LK	MATCH: Match Out	External Clock
20	P2.0	16	P2.0		
21	P3.0/SDA/ SWD_IO	1	P3.0/SDA/ SWD_IO		I2C Data, SWD IO
22	P3.1/SCL/ SWD_CLK	2	P3.1/SCL/ SWD_CLK		I2C Clock, SWD Clock
23	P3.2			OUT0:PWM OUT 0	
24	XRES				XRES: External Reset



Descriptions of the Pin functions are as follows:

VDD: Power supply for both analog and digital sections.

VSS: Ground pin.

VCCD: Regulated digital supply (1.8 V ±5%).

Pins belonging to Ports 0, 1, and 2 can all be used as CSD sense and shield pins can be connected to AMUXBUS A or B or can all be used as GPIO pins that can be driven by the firmware.

Pins on Port 3 can be used as GPIO, in addition to their alternate functions listed above.

The following packages are provided: 24-pin QFN and 16-pin SOIC.











Power

The following power system diagrams (Figure 4 and Figure 5) show the set of power supply pins as implemented for the PSoC 4000. The system has one regulator in Active mode for the digital circuitry. There is no analog regulator; the analog circuits run directly from the V_{DD} input. There is a separate regulator for the Deep Sleep mode. The supply voltage range is either 1.8 V \pm 5% (externally regulated) or 1.8 V to 5.5 V (unregulated externally; regulated internally) with all functions and circuits operating over that range.

The PSoC 4000 family allows two distinct modes of power supply operation: Unregulated External Supply and Regulated External Supply.

Unregulated External Supply

In this mode, the PSoC 4000 is powered by an external power supply that can be anywhere in the range of 1.8 to 5.5 V. This range is also designed for battery-powered operation. For example, the chip can be powered from a battery system that starts at 3.5 V and works down to 1.8 V. In this mode, the internal regulator of the PSoC 4000 supplies the internal logic and the V_{CCD} output of the PSoC 4000 must be bypassed to ground via an external capacitor (0.1 μ F; X5R ceramic or better).

Bypass capacitors must be used from V_{DDD} to ground. The typical practice for systems in this frequency range is to use a capacitor in the 1-µF range, in parallel with a smaller capacitor (0.1 µF, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing.

An example of a bypass scheme follows (V_{DDIO} is available on the 16-QFN package).

Figure 4. 24-pin QFN Bypass Scheme Example - Unregulated External Supply

Power supply connections when $1.8 \leq V_{DD} \leq ~5.5 \, V$



Regulated External Supply

In this mode, the PSoC 4000 is powered by an external power supply that must be within the range of 1.71 to 1.89 V; note that this range needs to include the power supply ripple too. In this mode, the V_{DD} and V_{CCD} pins are shorted together and bypassed. The internal regulator is disabled in the firmware.

An example of a bypass scheme follows.

Figure 5. 24-pin QFN Bypass Scheme Example - Regulated External Supply

Power supply connections when $1.71 \leq V_{DD} \leq 1.89 \; V$





Development Support

The PSoC 4000 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit www.cypress.com/go/psoc4 to find out more.

Documentation

A suite of documentation supports the PSoC 4000 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

Software User Guide: A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

Component Datasheets: The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component data sheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

Application Notes: PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often

include example projects in addition to the application note document.

Technical Reference Manual: The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers. The TRM is available in the Documentation section at www.cypress.com/psoc4.

Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

Tools

With industry standard cores, programming, and debugging interfaces, the PSoC 4000 family is part of a development tool ecosystem. Visit us at www.cypress.com/go/psoccreator for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.



Electrical Specifications

Absolute Maximum Ratings

Table 2. Absolute Maximum Ratings^[2]

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID1	V _{DDD_ABS}	Digital supply relative to V _{SS}	-0.5	-	6	V	
SID2	V _{CCD_ABS}	Direct digital core voltage input relative to V_{SS}	-0.5	-	1.95	V	
SID3	V _{GPIO_ABS}	GPIO voltage	-0.5	-	V _{DD} + 0.5	V	
SID4	I _{GPIO_ABS}	Maximum current per GPIO	-25	-	25	mA	
SID5	I _{GPIO_injection}	GPIO injection current, Max for V _{IH} > V _{DDD} , and Min for V _{IL} < V _{SS}	-0.5	-	0.5	mA	Current injected per pin
BID44	ESD_HBM	Electrostatic discharge human body model	2000	-	-	V	
BID45	ESD_CDM	Electrostatic discharge charged device model	500	-	-	V	
BID46	LU	Pin current for latch-up	-140	_	140	mA	

Note

 Usage above the absolute maximum conditions listed in Table 1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.



Device Level Specifications

All specifications are valid for –40 °C \leq T_A \leq 85 °C for A grade devices and –40 °C \leq T_A \leq 105 °C for S grade devices and –40 °C \leq T_A \leq 125 °C for Grade-E^[3] devices, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

Table 3. DC Specifications

Typical values measured at V_{DD} = 3.3 V and 25 °C.

Spec ID#	Parameter	Description	Min	Тур	Max ^[4]	Units	Details/ Conditions
SID53	V _{DD}	Power supply input voltage	1.8	-	5.5	V	With regulator enabled
SID255	V _{DD}	Power supply input voltage (V _{CCD} = V _{DD})	1.71	-	1.89	V	Internally unregulated supply
SID54	V _{DDIO}	V _{DDIO} domain supply	1.71	-	V _{DD}	V	
SID55	C _{EFC}	External regulator voltage bypass	-	0.1	-	μF	X5R ceramic or better
SID56	C _{EXC}	Power supply bypass capacitor	-	1	-	μF	X5R ceramic or better
Active Mode,	V _{DD} = 1.8 to 5.5	V					
SID9	I _{DD5}	Execute from flash; CPU at 6 MHz	-	2.0	2.85	mA	
SID12	I _{DD8}	Execute from flash; CPU at 12 MHz	-	3.2	3.75	mA	
SID16	I _{DD11}	Execute from flash; CPU at 16 MHz	-	4.0	4.5	mA	
Sleep Mode,	V _{DDD} = 1.71 to 5	.5 V					
SID25	I _{DD20}	I ² C wakeup, WDT on. 6 MHz	-	1.1	-	mA	
SID25A	I _{DD20A}	I ² C wakeup, WDT on. 12 MHz	-	1.4	-	mA	
Deep Sleep N	lode, V _{DD} = 1.8 1	o 3.6 V (Regulator on)					
SID31	I _{DD26}	I ² C wakeup and WDT on	-	2.5	8.2	μA	
Deep Sleep M	lode, V _{DD} = 3.6 1	o 5.5 V (Regulator on)					
SID34	I _{DD29}	I ² C wakeup and WDT on	-	2.5	12	μA	
Deep Sleep N	lode, V _{DD} = V _{CC}	_D = 1.71 to 1.89 V (Regulator bypassed))			•	
SID37	I _{DD32}	I ² C wakeup and WDT on	-	2.5	9.2	μA	
XRES Curren	t						
SID307	I _{DD_XR}	Supply current while XRES asserted	-	2	5	mA	

Notes

Grade-E specifications (at +125 °C) are preliminary. Contact Cypress for the availability of Grade-E devices.
 Maximum values correspond to values at higher temperature (125 °C).



Table 4. AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID48	F _{CPU}	CPU frequency	DC	-	16	MHz	$1.71 \leq V_{DD} \leq 5.5$
SID49 ^[5]	T _{SLEEP}	Wakeup from Sleep mode	-	0	_	μs	
SID50 ^[5]	T _{DEEPSLEEP}	Wakeup from Deep Sleep mode	-	35	_	μs	

GPIO

Table 5. GPIO DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID57	V _{IH} ^[6]	Input voltage high threshold	$0.7 \times V_{DDD}$	_	-	V	CMOS Input
SID58	V _{IL}	Input voltage low threshold	_	_	$0.3 \times V_{DDD}$	V	CMOS Input
SID241	V _{IH} ^[6]	LVTTL input, V _{DDD} < 2.7 V	0.7× V _{DDD}	_	_	V	
SID242	V _{IL}	LVTTL input, V _{DDD} < 2.7 V	_	_	$0.3 \times V_{DDD}$	V	
SID243	V _{IH} ^[6]	LVTTL input, $V_{DDD} \ge 2.7 V$	2.0	_	_	V	
SID244	V _{IL}	LVTTL input, $V_{DDD} \ge 2.7 V$	_	_	0.8	V	
SID59	V _{OH}	Output voltage high level	V _{DDD} –0.6	-	-	V	I _{OH} = 4 mA at 3 V V _{DDD}
SID60	V _{OH}	Output voltage high level	V _{DDD} -0.5	-	-	V	I _{OH} = 1 mA at 1.8 V V _{DDD}
SID61	V _{OL}	Output voltage low level	-	-	0.6	V	I _{OL} = 4 mA at 1.8 V V _{DDD}
SID62	V _{OL}	Output voltage low level	-	-	0.6	V	I _{OL} = 10 mA at 3 V V _{DDD}
SID62A	V _{OL}	Output voltage low level	-	-	0.4	V	I _{OL} = 3 mA at 3 V V _{DDD}
SID63	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID64	R _{PULLDOWN}	Pull-down resistor	3.5	5.6	8.5	kΩ	
SID65	IIL	Input leakage current (absolute value)	-	-	2	nA	25 °C, V _{DDD} = 3.0 V
SID66	C _{IN}	Input capacitance	_	3	7	pF	
SID67 ^[7]	V _{HYSTTL}	Input hysteresis LVTTL	15	40	_	mV	$V_{DDD} \ge 2.7 V$
SID68 ^[7]	V _{HYSCMOS}	Input hysteresis CMOS	0.05 × V _{DDD}	-	-	mV	V _{DD} < 4.5 V
SID68A ^[7]	V _{HYSCMOS5V5}	Input hysteresis CMOS	200	_	_	mV	V _{DD} > 4.5 V
SID69 ^[7]	IDIODE	Current through protection diode to V_{DD}/V_{SS}	-	_	100	μA	
SID69A ^[7]	I _{TOT_GPIO}	Maximum total source or sink chip current	-	-	85	mA	

Notes

Guaranteed by characterization.
 V_{IH} must not exceed V_{DDD} + 0.2 V.
 Guaranteed by characterization.



Table 6. GPIO AC Specifications

(Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID70	T _{RISEF}	Rise time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID71	T _{FALLF}	Fall time in fast strong mode	2	-	12	ns	3.3 V V _{DDD} , Cload = 25 pF
SID72	T _{RISES}	Rise time in slow strong mode	10	-	60	-	3.3 V V _{DDD} , Cload = 25 pF
SID73	T _{FALLS}	Fall time in slow strong mode	10	-	60	-	3.3 V V _{DDD} , Cload = 25 pF
SID74	F _{GPIOUT1}	GPIO F_{OUT} ; 3.3 V \leq V _{DDD} \leq 5.5 V. Fast strong mode.	_	-	16	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID75	F _{GPIOUT2}	$\begin{array}{l} GPIOF_{OUT}\!; 1.71 \; V{\leq} V_{DDD}{\leq} 3.3 \; V.\\ Fast strong mode. \end{array}$	_	-	16	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID76	F _{GPIOUT3}	GPIO F_{OUT} ; 3.3 V \leq V _{DDD} \leq 5.5 V. Slow strong mode.	_	-	7	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID245	F _{GPIOUT4}	GPIO F _{OUT} ; 1.71 V \leq V _{DDD} \leq 3.3 V. Slow strong mode.	-	-	3.5	MHz	90/10%, 25 pF load, 60/40 duty cycle
SID246	F _{GPIOIN}	GPIO input operating frequency; 1.71 V \leq V_{DDD} \leq 5.5 V	_	-	16	MHz	90/10% V _{IO}

XRES

Table 7. XRES DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID77	V _{IH}	Input voltage high threshold	$0.7 \times V_{DDD}$	-	-	V	CMOS Input
SID78	V _{IL}	Input voltage low threshold	-	_	$0.3 \times V_{DDD}$	V	CMOS Input
SID79	R _{PULLUP}	Pull-up resistor	3.5	5.6	8.5	kΩ	
SID80	C _{IN}	Input capacitance	-	3	7	pF	
SID81 ^[8]	V _{HYSXRES}	Input voltage hysteresis	_	05 × V _{DD}	_	mV	Typical hysteresis is 200 mV for V _{DD} > 4.5V

Table 8. XRES AC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID83 ^[8]	T _{RESETWIDTH}	Reset pulse width	5	_	_	μs	
BID#194 ^[8]	TRESETWAKE	Wake-up time from reset release	-	_	3	ms	

Note 8. Guaranteed by characterization.



Analog Peripherals

Comparator

Table 9. Comparator DC Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID330 ^[8]	I _{CMP1}	Block current, High Bandwidth mode	-	-	110	μA	
SID331 ^[8]	I _{CMP2}	Block current, Low Power mode	_	-	85	μA	
SID332 ^[8]	V _{OFFSET1}	Offset voltage, High Bandwidth mode	_	10	30	mV	
SID333 ^[8]	V _{OFFSET2}	Offset voltage, Low Power mode	_	10	30	V	
SID334 ^[8]	Z _{CMP}	DC input impedance of comparator	35	-	_	MΩ	
SID338 ^[8]	VINP_COMP	Comparator input range	0	-	3.6		Max input voltage is lower of 3.6 V or V _{DD}

Table 10. Comparator AC Specifications (Guaranteed by Characterization)

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
SID336 ^[8]		Response Time High Bandwidth mode, 50-mV overdrive	-	-	90	ns	
SID337 ^[8]		Response Time Low Power mode, 50-mV overdrive	_	_	110	ns	



CSD

Table 11. CSD and IDAC Block Specifications

Spec ID#	Parameter	Description	Min	Тур	Мах	Units	Details/ Conditions
CSD and IDAC	Specifications						
SYS.PER#3	VDD_RIPPLE	Max allowed ripple on power supply, DC to 10 MHz	-	-	±50	mV	VDD > 2V (with ripple), 25 °C T _A , Sensitivity = 0.1 pF
SYS.PER#16	VDD_RIPPLE_1.8	Max allowed ripple on power supply, DC to 10 MHz	_	-	±25	mV	VDD > 1.75V (with ripple), 25 C T _A , Parasitic Capacitance (C _P) < 20 pF, Sensitivity \ge 0.4 pF
SID.CSD#15	VREF	Voltage reference for CSD and Comparator	1.1	1.2	1.3	V	
SID.CSD#16	IDAC1IDD	IDAC1 (8-bits) block current	-	_	1125	μA	
SID.CSD#17	IDAC2IDD	IDAC2 (7-bits) block current	-	-	1125	μA	
SID308	V _{CSD}	Voltage range of operation	1.71	-	5.5	V	1.8 V ±5% or 1.8 V to 5.5 V
SID308A	VCOMPIDAC	Voltage compliance range of IDAC	0.8	-	V _{DD} – 0.8	V	
SID309	IDAC1 _{DNL}	DNL for 8-bit resolution	-1	-	1	LSB	
SID310	IDAC1 _{INL}	INL for 8-bit resolution	-3	-	3	LSB	
SID311	IDAC2 _{DNL}	DNL for 7-bit resolution	-1	-	1	LSB	
SID312	IDAC2 _{INL}	INL for 7-bit resolution	-3	-	3	LSB	
SID313	SNR	Ratio of counts of finger to noise. Guaranteed by characterization	5	_	-	Ratio	Capacitance range of 9 to 35 pF, 0.1 pF sensi- tivity
SID314	IDAC1 _{CRT1}	Output current of IDAC1 (8 bits) in high range	-	612	-	μA	
SID314A	IDAC1 _{CRT2}	Output current of IDAC1(8 bits) in low range	_	306	-	μA	
SID315	IDAC2 _{CRT1}	Output current of IDAC2 (7 bits) in high range	-	304.8	-	μA	
SID315A	IDAC2 _{CRT2}	Output current of IDAC2 (7 bits) in low range	_	152.4	-	μA	
SID320	IDAC _{OFFSET}	All zeroes input	-	_	±1	LSB	
SID321	IDAC _{GAIN}	Full-scale error less offset	-	_	±10	%	
SID322	IDAC _{MISMATCH}	Mismatch between IDACs	-	-	7	LSB	
SID323	IDAC _{SET8}	Settling time to 0.5 LSB for 8-bit IDAC	_	-	10	μs	Full-scale transition. No external load.
SID324	IDAC _{SET7}	Settling time to 0.5 LSB for 7-bit IDAC	_	_	10	μs	Full-scale transition. No external load.
SID325	CMOD	External modulator capacitor.	_	2.2	_	nF	5-V rating, X7R or NP0 cap.



Digital Peripherals

Timer Counter Pulse-Width Modulator (TCPWM)

Table 12. TCPWM Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.TCPWM.1	ITCPWM1	Block current consumption at 3 MHz	-	_	45	μA	All modes (TCPWM)
SID.TCPWM.2	ITCPWM2	Block current consumption at 8 MHz	-	-	145	μA	All modes (TCPWM)
SID.TCPWM.2A	ITCPWM3	Block current consumption at 16 MHz	-	-	160	μA	All modes (TCPWM)
SID.TCPWM.3	TCPWM _{FREQ}	Operating frequency	-	-	Fc	MHz	Fc max = CLK_SYS. Maximum = 16 MHz
SID.TCPWM.4	TPWM _{ENEXT}	Input trigger pulse width	2/Fc	-	-	ns	For all trigger events ^[9]
SID.TCPWM.5	TPWM _{EXT}	Output trigger pulse widths	2/Fc	_	_	ns	Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) outputs
SID.TCPWM.5A	TC _{RES}	Resolution of counter	1/Fc	-	-	ns	Minimum time between successive counts
SID.TCPWM.5B	PWM _{RES}	PWM resolution	1/Fc	_	_	ns	Minimum pulse width of PWM Output
SID.TCPWM.5C	Q _{RES}	Quadrature inputs resolution	1/Fc	Ι	-	ns	Minimum pulse width between Quadrature phase inputs.

βĈ

Table 13. Fixed I²C DC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID149	I _{I2C1}	Block current consumption at 100 kHz	-	-	25	μA	
SID150	I _{I2C2}	Block current consumption at 400 kHz	-	-	135	μA	
SID152	I _{I2C4}	I ² C enabled in Deep Sleep mode	_	_	2.5	μA	

Table 14. Fixed I²C AC Specifications^[9]

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID153	F _{I2C1}	Bit rate	-	-	400	Kbps	



Memory

Table 15. Flash DC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID173	V _{PE}	Erase and program voltage	1.71	-	5.5	V	

Table 16. Flash AC Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID174	T _{ROWWRITE} ^[10]	Row (block) write time (erase and program)	-	-	20	ms	Row (block) = 128 bytes
SID175	T _{ROWERASE} ^[10]	Row erase time	—	_	13	ms	
SID176		Row program time after erase	-	-	7	ms	
SID178	T _{BULKERASE} ^[10]	Bulk erase time (16 KB)	-	-	15	ms	
SID180 ^[11]	T _{DEVPROG} ^[10]	Total device program time	-	-	7.5	seconds	
SID181 ^[11]	F _{END}	Flash endurance	100 K	-	-	cycles	
SID182 ^[11]	F _{RET}	P/E cycles	20 ^[12]		-	years	
SID182A ^[11]		Flash retention. $T_A \le 85 \text{ °C}$, 10 K P/E cycles	10 ^[13]	-	_	years	

System Resources

Power-on Reset (POR)

Table 17. Power On Reset (PRES)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID.CLK#6	SR_POWER_UP	Power supply slew rate	1	-	67	V/ms	At power-up
SID185 ^[11]	V _{RISEIPOR}	Rising trip voltage	0.80	_	1.5	V	
SID186 ^[11]	V _{FALLIPOR}	Falling trip voltage	0.70	_	1.4	V	

Table 18. Brown-out Detect (BOD) for V_{CCD}

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID190 ^[11]	V _{FALLPPOR}	BOD trip voltage in active and sleep modes	1.48		1.62	V	
SID192 ^[11]	V _{FALLDPSLP}	BOD trip voltage in Deep Sleep	1.11	-	1.5	V	

Notes

10. It can take as much as 20 milliseconds to write to Flash. During this time the device should not be Reset, or Flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

11. Guaranteed by characterization.

12. Cypress provides a retention calculator to calculate the retention lifetime based on customers' individual temperature profiles for operation over the -40 °C to +125 °C ambient temperature range. Contact customercare@cypress.com.

13. Cypress provides a retention calculator to calculate the retention lifetime based on customers' individual temperature profiles for operation over the -40 °C to +125 °C ambient temperature range. Contact customercare@cypress.com.



SWD Interface

Table 19. SWD Interface Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID213	F_SWDCLK1	$3.3~V \leq V_{DD} \leq 5.5~V$	-	_	14	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID214	F_SWDCLK2	$1.71 \text{ V} \leq \text{V}_{DD} \leq 3.3 \text{ V}$	-	_	7	MHz	SWDCLK ≤ 1/3 CPU clock frequency
SID215 ^[14]	T_SWDI_SETUP	T = 1/f SWDCLK	0.25 × T	-	-	ns	
SID216 ^[14]	T_SWDI_HOLD	T = 1/f SWDCLK	0.25 × T	-	-	ns	
SID217 ^[14]	T_SWDO_VALID	T = 1/f SWDCLK	-	-	0.5 × T	ns	
SID217A ^[14]	T_SWDO_HOLD	T = 1/f SWDCLK	1	-	-	ns	

Internal Main Oscillator

Table 20. IMO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID218	I _{IMO1}	IMO operating current at 48 MHz	-	-	250	μA	
SID219	I _{IMO2}	IMO operating current at 24 MHz	1	-	180	μA	

Table 21. IMO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Max	Units	Details/Conditions
SID223	FIMOTOL1	Frequency variation at 24 and 32 MHz (trimmed)	_	_	±2	%	$\begin{array}{l} 2 \ V \leq V_{DD} \leq 5.5 \ V, \ and \\ -25 \ ^\circ C \leq T_A \leq 85 \ ^\circ C \ for \\ A \ grade \ devices \ and \\ -25 \ ^\circ C \leq T_A \leq 105 \ ^\circ C \\ for \ S \ grade \ devices \\ and \ -25 \ ^\circ C \leq TA \leq \\ 125 \ ^\circ C \ for \ E \ grade \\ devices \end{array}$
SID223A	F _{IMOTOLVCCD}	Frequency variation (trimmed)	_	_	±4	%	All
SID226	T _{STARTIMO}	IMO startup time	-	_	7	μs	
SID228	T _{JITRMSIMO2}	RMS jitter at 24 MHz	-	145	-	ps	

Internal Low-Speed Oscillator

Table 22. ILO DC Specifications

(Guaranteed by Design)

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
	I _{ILO1}	ILO operating current	-	0.3	1.05	μA	
SID233 ^[14]	I _{ILOLEAK}	ILO leakage current	-	2	15	nA	

Table 23. ILO AC Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
SID234 ^[14]	T _{STARTILO1}	ILO startup time	-	-	2	ms	
SID236 ^[14]	T _{ILODUTY}	ILO duty cycle	40	50	60	%	
SID237	F _{ILOTRIM1}	ILO frequency range	20	40	80	kHz	

Note

14. Guaranteed by characterization.



External Clock

Table 24. External Clock Specifications

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions
	ExtClkFreq	External clock input frequency	0	-	16	MHz	
SID306 ^[15]	ExtClkDuty	Duty cycle; measured at $V_{DD/2}$	45	-	55	%	

Block

Table 25. Block Specs

Spec ID	Parameter	Description	Min	Тур	Мах	Units	Details/Conditions	
SID262 ^[15]	T _{CLKSWITCH}	System clock source switching time	3	-	4	Periods		

Note 15. Guaranteed by characterization.



Ordering Information

The PSoC 4000 part numbers and features are listed in the following table^[16].

	Features				Package		Operating Temperature							
MPN	Max CPU Speed (MHz)	Flash (KB)	SRAM (KB)	CapSense	7-bit IDAC	8-bit IDAC	Comparators	TCPWM Blocks	SCB (I2C)	16-SOIC	24-QFN	-40 to +85 °C	-40 to +105 °C	40 to +125 °C
CY8C4014SXA-421Z	16	16	2	~	1	1	1	1	1	~	-	~	_	-
CY8C4014LQA-422Z	16	16	2	~	1	1	1	1	1	-	~	~	—	-
CY8C4014SXS-421Z	16	16	2	~	1	1	1	1	1	~	-	-	~	-
CY8C4014LQS-422Z	16	16	2	~	1	1	1	1	1	_	~	_	~	_
CY8C4014SXE-421Z	16	16	2	~	1	1	1	1	1	~	-	_	_	~
CY8C4014LQE-422Z	16	16	2	~	1	1	1	1	1	-	~	-	-	~

Part Numbering Conventions

PSoC 4 devices follow the part numbering convention described in the following table. All fields are single-character alphanumeric (0, 1, 2, ..., 9, A,B, ..., Z) unless stated otherwise.

The part numbers are of the form CY8C4ABCDEF-XYZ where the fields are defined as follows.

Examples		$\begin{array}{c} \underline{CY8C} & \underline{4} & \underline{A} & \underline{B} & \underline{C} & \underline{D} & \underline{E} & \underline{F} & - & \underline{G} & \underline{H} & \underline{I} & \underline{Z}^{[17]} \end{array}$
	Cypress Prefix —	
4: PSoC4	Architecture —	
0 : 4000 Family	Family Group within Architecture —	
1 : 16 MHz	Speed Grade —	
4 : 16 KB	Flash Capacity —	
LQ: QFN SX: SOIC	Package Code —	
A: AEC-Q100, -40 °C to +85 °C S: AEC-Q100, -40 °C to +105 °C		
E: AEC-Q100, -40 °C to +125 °C		
	Fab Location Indicator Z = New fab location Blank = Initial fab location	

Notes

16. Contact Cypress for the availability of Grade-E devices.

17. Both versions (Blank/Non-Z and Z) have the same silicon ID.



The field values are listed in the following table:

Field	Description	Values	Meaning
CY8C	Cypress prefix		
4	Architecture	4	PSoC 4
А	Family	0	4000 Family
В	CPU speed	1	16 MHz
		4	48 MHz
С	Flash capacity	3	8 KB
		4	16 KB
		5	32 KB
		6	64 KB
		7	128 KB
DE	Package code	SX	SOIC
		LQ	QFN
F	Temperature range	A/S	Automotive
GHI	Attributes code	000-999	Code of feature set in specific family
Z	Fab location change		



Packaging

Table 26. Package List

Spec ID#	Package	Description
BID#26	24-pin QFN	24-pin 4 x 4 x 0.6 mm QFN with 0.5-mm pitch
BID#40	16-pin SOIC	16-pin SOIC (150 Mil)

Table 27. Package Characteristics

Parameter	Description	Conditions	Min	Тур	Max	Units
T _A	Operating ambient temperature	For A grade devices	-40	25.00	85	°C
T _A	Operating ambient temperature	For S grade devices	-40	25.00	105	°C
T _A	Operating ambient temperature	For E grade devices	-40	25.00	125	°C
TJ	Operating junction temperature	For A grade devices	-40	-	100	°C
TJ	Operating junction temperature	For S grade devices	-40	-	120	°C
TJ	Operating junction temperature	For E grade devices	-40	_	140	°C
T _{JA}	Package θ_{JA} (24-pin QFN)		_	38.01	_	°C/W
T _{JA}	Package θ_{JA} (16-pin SOIC)		-	142.14	_	°C/W

Table 28. Solder Reflow Peak Temperature

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
All	260 °C	30 seconds

Table 29. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-020

Package	MSL
All	MSL 3



Package Outline Drawings





001-13937 *G

The center pad on the QFN package should be connected to ground (VSS) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floating and not connected to any other signal.



Figure 7. 16-pin SOIC (150 Mils) Package Outline, 51-85068



51-85068 *F



Acronyms

Table 30. Acronyms Used in this Document

Acronym	Description			
abus	analog local bus			
ADC	analog-to-digital converter			
AG	analog global			
АНВ	AMBA (advanced microcontroller bus archi- tecture) high-performance bus, an Arm data transfer bus			
ALU	arithmetic logic unit			
AMUXBUS	analog multiplexer bus			
API	application programming interface			
APSR	application program status register			
Arm [®]	advanced RISC machine, a CPU architecture			
ATM	automatic thump mode			
BW	bandwidth			
CAN	Controller Area Network, a communications protocol			
CMRR	common-mode rejection ratio			
CPU	central processing unit			
CRC	cyclic redundancy check, an error-checking protocol			
DAC	digital-to-analog converter, see also IDAC, VDAC			
DFB	digital filter block			
DIO	digital input/output, GPIO with only digital capabil- ities, no analog. See GPIO.			
DMIPS	Dhrystone million instructions per second			
DMA	direct memory access, see also TD			
DNL	differential nonlinearity, see also INL			
DNU	do not use			
DR	port write data registers			
DSI	digital system interconnect			
DWT	data watchpoint and trace			
ECC	error correcting code			
ECO	external crystal oscillator			
EEPROM	electrically erasable programmable read-only memory			
EMI	electromagnetic interference			
EMIF	external memory interface			
EOC	end of conversion			
EOF	end of frame			
EPSR	execution program status register			
ESD	electrostatic discharge			

Acronym	Description					
ETM	embedded trace macrocell					
FIR	finite impulse response, see also IIR					
FPB	flash patch and breakpoint					
FS	full-speed					
GPIO	general-purpose input/output, applies to a PSoC pin					
HVI	high-voltage interrupt, see also LVI, LVD					
IC	integrated circuit					
IDAC	current DAC, see also DAC, VDAC					
IDE	integrated development environment					
I ² C, or IIC	Inter-Integrated Circuit, a communications protocol					
lir	infinite impulse response, see also FIR					
ILO	internal low-speed oscillator, see also IMO					
IMO	internal main oscillator, see also ILO					
INL	integral nonlinearity, see also DNL					
I/O	input/output, see also GPIO, DIO, SIO, USBIO					
IPOR	initial power-on reset					
IPSR	interrupt program status register					
IRQ	interrupt request					
ITM	instrumentation trace macrocell					
LCD	liquid crystal display					
LIN	Local Interconnect Network, a communications protocol.					
LR	link register					
LUT	lookup table					
LVD	low-voltage detect, see also LVI					
LVI	low-voltage interrupt, see also HVI					
LVTTL	low-voltage transistor-transistor logic					
MAC	multiply-accumulate					
MCU	microcontroller unit					
MISO	master-in slave-out					
NC	no connect					
NMI	nonmaskable interrupt					
NRZ	non-return-to-zero					
NVIC	nested vectored interrupt controller					
NVL	nonvolatile latch, see also WOL					
opamp	operational amplifier					
PAL	programmable array logic, see also PLD					
PC	program counter					
РСВ	printed circuit board					



Table 30. Acronyms Used in this Document (continued)

Acronym	Description		
PGA	programmable gain amplifier		
PHUB	peripheral hub		
PHY	physical layer		
PICU	port interrupt control unit		
PLA	programmable logic array		
PLD	programmable logic device, see also PAL		
PLL	phase-locked loop		
PMDD	package material declaration data sheet		
POR	power-on reset		
PRES	precise power-on reset		
PRS	pseudo random sequence		
PS	port read data register		
PSoC®	Programmable System-on-Chip™		
PSRR	power supply rejection ratio		
PWM	pulse-width modulator		
RAM	random-access memory		
RISC	reduced-instruction-set computing		
RMS	root-mean-square		
RTC	real-time clock		
RTL	register transfer language		
RTR	remote transmission request		
RX	receive		
SAR	successive approximation register		
SC/CT	switched capacitor/continuous time		
SCL	I ² C serial clock		
SDA	l ² C serial data		
S/H	sample and hold		
SINAD	signal to noise and distortion ratio		
SIO	special input/output, GPIO with advanced features. See GPIO.		
SOC	start of conversion		
SOF	start of frame		
SPI	Serial Peripheral Interface, a communications protocol		
SR	slew rate		
SRAM	static random access memory		
SRES	software reset		
SWD	serial wire debug, a test protocol		
SWV	single-wire viewer		
TD	transaction descriptor, see also DMA		

Table 30. Acronyms Used in this Document (continued)

Acronym Description THD total harmonic distortion TIA transimpedance amplifier TRM technical reference manual TTL transistor-transistor logic ТΧ transmit UART Universal Asynchronous Transmitter Receiver, a communications protocol UDB universal digital block USB Universal Serial Bus USBIO USB input/output, PSoC pins used to connect to a USB port VDAC voltage DAC, see also DAC, IDAC WDT watchdog timer WOL write once latch, see also NVL WRES watchdog timer reset **XRES** external reset I/O pin **XTAL** crystal



Document Conventions

Units of Measure

Table 31. Units of Measure

Symbol	Unit of Measure		
°C	degrees Celsius		
dB	decibel		
fF	femto farad		
Hz	hertz		
KB	1024 bytes		
kbps	kilobits per second		
Khr	kilohour		
kHz	kilohertz		
kΩ	kilo ohm		
ksps	kilosamples per second		
LSB	least significant bit		
Mbps	megabits per second		
MHz	megahertz		
MΩ	mega-ohm		
Msps	megasamples per second		
μA	microampere		
μF	microfarad		
μH	microhenry		
μs	microsecond		
μV	microvolt		
μW	microwatt		
mA	milliampere		
ms	millisecond		
mV	millivolt		
nA	nanoampere		
ns	nanosecond		
nV	nanovolt		
Ω	ohm		
pF	picofarad		
ppm	parts per million		
ps	picosecond		
S	second		
sps	samples per second		
sqrtHz	square root of hertz		
V	volt		
W	watt		



Document History Page

Revision	ECN	Submission Date	Description of Change
**	4388517	05/23/2014	New data sheet for new device family.
*A	4425292	07/23/2014	Changed status from Advance to Preliminary. Updated Electrical Specifications: Updated Device Level Specifications: Updated description above Table 3. Updated Memory: Updated Table 16: Added Note 12 and referred the same note in minimum value of SID182 spec. Added Note 13 and referred the same note in minimum value of SID182A spec.
*В	4594824	12/12/2014	Updated Electrical Specifications: Updated Device Level Specifications: Updated Table 3: Updated Analog Peripherals: Updated Comparator: Updated Comparator: Updated Table 9: Added maximum value of I _{CMP1} parameter as 110 μA. Added maximum value of T _{COMP1} parameter from 50 ns to 90 ns. Changed maximum value of T _{COMP1} parameter from 100 ns to 110 ns. Updated Digital Peripherals: Removed Digital Peripherals: Removed Timer. Added Timer Counter Pulse-Width Modulator (TCPWM). Removed Counter. Removed Counter. Removed Pulse Width Modulation (PWM). Updated Table 13: Changed maximum value of I _{I2C1} parameter from 10.5 μA to 25 μA. Added maximum value of I _{I2C1} parameter as 2.5 μA. Updated Table 13: Changed maximum value of I _{I2C4} parameter as 2.5 μA. Updated Power-on Reset (POR): Updated Table 16: Added maximum value of T _{BULKERASE} parameter as 15 ms. Added maximum value of T _{DEVPROG} parameter as 1.62 V. Changed maximum value of V _{FALLPPOR} parameter as 1.62 V. Changed minimum value of V _{FALLPPOR} parameter as 1.62 V. Changed minimum value of V _{IM1} parameter from 1000 μA to 250 μA. Changed maximum value of I _{IMO1} parameter from 325 μA to 180 μA. Updated Table 20: Changed maximum value of T _{IMO1} parameter from 325 μA to 180 μA. Updated Table 21: Added maximum value of T _{STARTIMO} parameter as 7 μs.



Document History Page (continued)

Revision	ECN	Submission Date	Description of Change
*B (cont.)	4594824	12/12/2014	Updated Packaging: Updated Table 27: Added values for T_J parameter corresponding to Condition "For A grade devices". Changed maximum value of T_J parameter corresponding to Condition "For S grade devices" from 100 °C to 120 °C. Removed T_{JC} parameter and its details.
*C	4615131	01/06/2015	Changed status from Preliminary to Final.
*D	4669514	02/24/2015	Updated Ordering Information: No change in part numbers. Updated Part Numbering Conventions.
*E	5141209	02/17/2016	Updated Block Diagram: Added Low Power Comparator block. Updated Pinouts: Updated Table 1: Updated details in "Name" column of pin 14 and pin 15 corresponding to 24-pin QFN and also updated details in "Alternate Functions" column corresponding to same pins. Updated details in "Name" column of pin 12 and pin 13 corresponding to 16-pin SOIC and also updated details in "Alternate Functions" column corresponding to same pins. Updated details in "Alternate Functions" column corresponding to same pins. Updated Packaging: Updated Package Outline Drawings: spec 001-13937 – Changed revision from *E to *F. Updated to new template.
*F	5728016	06/05/2017	Updated Ordering Information: Updated part numbers. Updated to new template. Completing Sunset Review.
*G	6587297	06/05/2019	Updated Packaging: Updated Package Outline Drawings: spec 001-13937 – Changed revision from *F to *G. spec 51-85068 – Changed revision from *E to *F. Removed Note "Dimensions of the QFN package drawings are in millimeters." and its reference. Updated to new template. Completing Sunset Review.
*H	6620145	07/11/2019	Added Automotive-E temperature range related information in all instances across the document. Updated Ordering Information: Updated part numbers. Updated to new template.
*	6805889	02/12/2020	Updated Electrical Specifications: Updated Absolute Maximum Ratings: Updated Table 2: Changed maximum value of ESD_HBM parameter from 2200 V to 2000 V. Updated to new template.



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Arm [®] Cortex [®] Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

PSoC[®] Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6 MCU

Cypress Developer Community

Community | Code Examples | Projects | Video | Blogs | Training | Components

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2014–2020. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-92145 Rev. *I