Power MOSFET

30 V, 156 A, Single N-Channel, SO-8 FL

Features

- Accurate, Lossless Current Sensing
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

Applications

- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

MAXIMUM RATINGS (T_J = 25°C unless otherwise stated)

Para	Symbol	Value	Unit		
Drain-to-Source Voltage			V_{DSS}	30	V
Gate-to-Source Voltage			V_{GS}	±20	V
Continuous Drain Current R _{θJA}		T _A = 25°C	I _D	26	Α
(Note 1)		T _A = 85°C		18	
Power Dissipation $R_{\theta JA}$ (Note 1)		T _A = 25°C	P _D	2.31	W
Continuous Drain Current R _{BJA}		T _A = 25°C	I _D	16	Α
(Note 2)	Steady State	T _A = 85°C		11.6	
Power Dissipation R _{θJA} (Note 2)	Siale	T _A = 25°C	P _D	0.9	W
Continuous Drain Current R _{BJC}	1	T _C = 25°C	I _D	156	Α
(Note 1)		T _C = 85°C	1	113	
Power Dissipation R _{θJC} (Note 1)		T _C = 25°C	P _D	86.2	W
Pulsed Drain Current	\sim	= 25°C, = 10 μs	I _{DM}	312	Α
Operating Junction and Storage Temperature			T _J , T _{STG}	-55 to +150	°C
Source Current (Body Diode)			I _S	86	Α
Drain to Source DV/DT			dV/dt	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy (T_J = 25°C, V_{DD} = 30 V, V_{GS} = 10 V, I_L = 35 A_{pk} , L = 1.0 mH, R_G = 25 Ω)			EAS	612.5	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.




ON Semiconductor®

www.onsemi.com

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
30 V	2.2 mΩ @ 10 V	156 A
	3.4 m Ω @ 4.5 V	127 A





A = Assembly Location
Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

Device	Package	Shipping [†]
NTMFS4833NST1G	SO-8 FL (Pb-Free)	1500 Tape / Reel
NTMFS4833NST3G	SO-8 FL (Pb-Free)	5000 Tape / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case (Drain)	$R_{ hetaJC}$	1.45	
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	54	°C/W
Junction-to-Ambient - Steady State (Note)	$R_{ hetaJA}$	138.7	

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•			•	•	•	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				30		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V, T _J = 25 °C				1	μΑ
			V _{DS} = 24 V			10	
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _{GS} = ±20 V				±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 250 \mu A$		1.5		2.5	V
Negative Threshold Temperature Coefficient	V _{GS(TH)} /T _J				6.8		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 30 A		1.4	2.2	
			I _D = 15 A		1.3		0
		V _{GS} = 4.5 V	I _D = 30 A		2.3	3.4	mΩ
			I _D = 15 A		2.3		
Forward Transconductance	9FS	V _{DS} = 15 V, I	_D = 15 A		100		S
CHARGES, CAPACITANCES & GATE RESIS	STANCE						
Input Capacitance	C _{ISS}				5250		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1 MHz, V _{DS} = 12 V			1080		pF
Reverse Transfer Capacitance	C _{RSS}				500		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 15 V; I _D = 30 A			36	63	
Threshold Gate Charge	Q _{G(TH)}				3.8		nC
Gate-to-Source Charge	Q _{GS}				15		
Gate-to-Drain Charge	Q_{GD}				13		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 11.5 V, V _{DS} = 15 V; I _D = 30 A			86		nC
SWITCHING CHARACTERISTICS (Note 6)	•					•	•
Turn-On Delay Time	t _{d(ON)}	V_{GS} = 4.5 V, V_{DS} = 15 V, I_{D} = 15 A, R_{G} = 3.0 Ω			21		
Rise Time	t _r				60		1
Turn-Off Delay Time	t _{d(OFF)}				37		ns
Fall Time	t _f				44		1

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

^{5.} Pulse Test: pulse width \leq 300 μ s, duty cycle \leq 2%.
6. Switching characteristics are independent of operating junction temperatures.


^{7.} With 0V potential from sense lead to source lead, i.e. using a virtual ground.

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
SWITCHING CHARACTERISTICS (Note 6)	•				•		•
Turn-On Delay Time	t _{d(ON)}			11		- ns	
Rise Time	t _r	V_{GS} = 11.5 V, V_{DS} = 15 V, I_{D} = 15 A, R_{G} = 3.0 Ω			34		
Turn-Off Delay Time	t _{d(OFF)}				53		
Fall Time	t _f				34		
DRAIN-SOURCE DIODE CHARACTERIST	ICS						
Forward Diode Voltage	V _{SD}	$V_{GS} = 0 \text{ V},$ $T_{J} = 25^{\circ}\text{C}$			0.80	1.2	.,,
		I _S = 30 A	T _J = 125°C		0.67		V
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 \text{ V, dIS/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 30 \text{ A}$			36		ns
Charge Time	ta				18		
Discharge Time	t _b				18		
Reverse Recovery Charge	Q _{RR}				32		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L _S	T _A = 25°C			0.65		nH
Drain Inductance	L _D				0.005		nH
Gate Inductance	L _G				1.84		nH
Gate Resistance	R_{G}				1.4		Ω
CURRENT SENSE CHARACTERISTICS							
Current Sensing Ratio	I _{ratio}	V _{GS} = 5 V, 0-70°C, 5-20 A		357	387	417	
Current Sensing Ratio	I _{ratio}	V _{GS} = 5 V, 0-70°C, 1–5 A		351	387	423	
Current Sense Temperature Coefficient (Note 7)					0.006		%/°C
Mirror Resistance	rm(on)	V _{GS} = 5 V			0.80		Ω

- 5. Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 6. Switching characteristics are independent of operating junction temperatures.
 7. With 0V potential from sense lead to source lead, i.e. using a virtual ground.

TYPICAL CHARACTERISTIC CURVES



TYPICAL CHARACTERISTIC CURVES




Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

TYPICAL CHARACTERISTIC CURVES





Figure 12. FET Thermal Response



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DIMENSION: MILLIMETERS

5.55

DOCUMENT NUMBER:	98AON38888E	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.			
DESCRIPTION:	DFN8 5X6, 1.27P		PAGE 1 OF 1		

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales