

AK4392

High Performance 120dB Premium 32-Bit DAC

GENERAL DESCRIPTION

AK4392 is a 32-bit DAC, which corresponds to DVD-Audio systems. An internal circuit includes newly developed 32bit Digital Filter for better sound quality achieving low distortion characteristics and wide dynamic range. The AK4392 has full differential SCF outputs, removing the need for AC coupling capacitors and increasing performance for systems with excessive clock jitter. The AK4392 accepts 192kHz PCM data and 1-bit DSD data, ideal for a wide range of applications including Blu-Ray, DVD-Audio and SACD.

FEATURES

- 128x Over sampling
- Sampling Rate: 30kHz ~ 216kHz
- 32Bit 8x Digital Filter (Minimum delay option GD=7/fs) - Ripple: ±0.005dB, Attenuation: 100dB
- High Tolerance to Clock Jitter
- Low Distortion Differential Output
- DSD data input
- Digital De-emphasis for 32, 44.1, 48kHz sampling
- Soft Mute
- Digital Attenuator (255 levels and 0.5dB step)
- Mono Mode
- External Digital Filter Mode
- THD+N: -103dB
- DR, S/N: 120dB
- I/F Format: 24/32bit MSB justified, 16/20/24/32bit LSB justified, I²S, DSD
- Master Clock:
 - 30kHz ~ 32kHz: 1152fs 30kHz ~ 54kHz: 512fs or 768fs 30kHz ~ 108kHz: 256fs or 384fs 108kHz ~ 216kHz: 128fs or 192fs
- Power Supply: 4.75 ~ 5.25V
- Digital Input Level: TTL
- Package: 44pin LQFP



Asahi**KASEI**

Block Diagram



Block Diagram

Ordering Guide

AK4392EQ	$-10 \sim +70^{\circ}\mathrm{C}$	44pin LQFP (0.8mm pitch)
AKD4392	Evaluation Board for	AK4392

Pin Layout



No.	Pin Name	I/O	Function						
1	DVDD	-	Digital Power Supply Pin, 4.75 ~ 5.25V						
			Power-Down Mode Pin						
2	PDN	Ι	When at "L", the AK4392 is in power-down mod	le and is held in reset.					
			The AK4392 should always be reset upon power-up.						
3	BICK	Ι	Audio Serial Data Clock Pin in PCM Mode						
3	DCLK	Ι	DSD Clock Pin in DSD Mode						
4	SDATA	Ι	Audio Serial Data Input Pin in PCM Mode						
4	DSDL	Ι	DSD Lch Data Input Pin in DSD Mode						
	LRCK	Ι	L/R Clock Pin in PCM Mode						
5	DSDR	Ι	DSD Rch Data Input Pin in DSD Mode						
	WCK	Ι	Word Clock input pin						
			Soft Mute Pin in Parallel Control Mode						
6	SMUTE	Ι	When this pin is changed to "H", soft mute cycle is initiated.						
0	0		When returning "L", the output mute releases.						
	CSN	Ι	Chip Select Pin in Serial Control Mode						
7	TST1	Ι	Test Pin in Parallel Control Mode	(Internal pull-down pin)					
'	CAD0	Ι	Chip Address 0 Pin in Serial Control Mode	(Internal pull-down pin)					
8	DEM0	Ι	De-emphasis Enable 0 Pin in Parallel Control Mode	2					
0	CCLK	Ι	Control Data Clock Pin in Serial Control Mode						
9	DEM1	Ι	De-emphasis Enable 1 Pin in Parallel Control Mode	2					
	CDTI	Ι	Control Data Input Pin in Serial Control Mode						
10	DIF0	Ι	Digital Input Format 0 Pin in PCM Mode						
10	CAD1	Ι	Chip Address 1 Pin in Serial Control Mode						
11	DIF1	Ι	Digital Input Format 1 Pin in PCM Mode						
	DZFL	0	Lch Zero Input Detect Pin in Serial Control Mode						
12	DIF2	Ι	Digital Input Format 2 Pin in PCM Mode						
13	NC	_	No internal bonding.						
15		-	Connect to GND.						

PIN/FUNCTION

Note: All input pins except internal pull-up/down pins must not be left floating.

14	PSN	Ι	Parallel or Serial Select Pin (Internal pull-up pin) "L": Serial Control Mode, "H": Parallel Control Mode						
15	TST2	Ι	Test pin in Parallel Control Mode. Connect to GND.						
	DZFR	0	Rch Zero Input Detect Pin in Serial Control Mode						
16	BCK	Ι	Audio Serial Data Clock Pin (Internal pull-down pin)						
17	NC		No internal bonding.						
1 /	NC	-	Connect to GND.						
18	DINR	Ι	Rch Audio Serial Data Input Pin(Internal pull-down pin)						
19	DINL	Ι	Lch Audio Serial Data Input Pin (Internal pull-down pin)						
20	NC	-	No internal bonding.						
			Connect to GND.						
21	VCMR	-	Right channel Common Voltage Pin,						
22		0	Normally connected to VSS with a 10uF electrolytic cap.						
22	AOUTRP	0	Rch Positive Analog Output Pin						
23	AOUTRN	0	Rch Negative Analog Output Pin						
24	VSS1	-	Ground Pin						
25	VDDR	-	Rch Analog Power Supply Pin, 4.75 ~ 5.25V						
26	VREFHR	Ι	Rch High Level Voltage Reference Input Pin						
27	VREFLR	Ι	Rch Low Level Voltage Reference Input Pin						
28	NC	-	No internal bonding.						
20	VDEFLI	т	Connect to GND.						
29	VREFLL	I	Lch Low Level Voltage Reference Input Pin						
30	VREFHL	Ι	Lch High Level Voltage Reference Input Pin						
31	VDDL	-	Lch Analog Power Supply Pin, 4.75 ~ 5.25V						
32	VSS2	-	Ground Pin						
33	AOUTLN	0	Lch Negative Analog Output Pin						
34	AOUTLP	0	Lch Positive Analog Output Pin						
35	VCML	-	Left channel Common Voltage Pin,						
			Normally connected to VSS with a 10uF electrolytic cap. No internal bonding.						
36	NC	-	Connect to GND.						
			No internal bonding.						
37	NC	-	Connect to GND.						
20		L	No internal bonding.						
38	NC	-	Connect to GND.						
39	NC		No internal bonding.						
39	nc	-	Connect to GND.						
40	VSS3	-	Ground Pin						
41	AVDD	-	Analog Power Supply Pin, 4.75 ~ 5.25V						
42	MCLK	Ι	Master Clock Input Pin						
43	VSS4	-	Ground Pin						
44	NC	_	No internal bonding.						
74	110	-	Connect to GND.						

Note: All input pins except internal pull-up/down pins must not be left floating.

Asahi**KASEI**

Handling of Unused Pin

The unused I/O pins should be processed appropriately as below.

(1) Parallel Mode (PCM Mode only)

Classification	Pin Name	Setting	
Analog	AOUTLP, AOUTLN	These pins must be open.	
	AOUTRP, AOUTRN	These pins must be open.	
	SMUTE	This pin must be connected to VSS4.	
Digital	TST1	This pin must be open.	
	TST2	This pin must be connected to VSS4.	

(2) Serial Mode

1. PCM Mode

Classification	Pin Name	Setting
Analog	AOUTLP, AOUTLN	These pins must be open.
	AOUTRP, AOUTRN	These pins must be open.
Distal	DIF2	These pins must be connected to VSS4.
Digital	DZFL, DZFR	These pins must be open.

2. DSD Mode

Classification	Pin Name	Setting
	AOUTLP, AOUTLN	These pins must be open.
Analog	AOUTRP, AOUTRN	These pins must be open.
-	DZFL, DZFR	These pins must be open.

	ABSOLUTE MAXIMUM RATINGS									
(VSS1-4 =0V; Note	e 1)									
Parameter		Symbol	min	max	Units					
Power Supplies:	Analog	AVDD	-0.3	6.0	V					
	Analog	VDDL/R	-0.3	6.0	V					
	Digital	DVDD	-0.3	6.0	V					
Input Current, Any	y Pin Except Supplies	IIN	-	±10	mA					
Digital Input Volta	age	VIND	-0.3	DVDD+0.3	V					
Ambient Temperature (Power applied)		Та	-10	70	°C					
Storage Temperate	ıre	Tstg	-65	150	°C					

Note 1. All voltages with respect to ground.

Note 2. VSS1-4 must be connected to the same analog ground plane.

WARNING: Operation at or beyond these limits may result in permanent damage to the device. Normal operation is not guaranteed at these extremes.

	RECOMMENDED OPERATING CONDITIONS								
(VSS1-4 =0V; Note 1)									
Parameter		Symbol	min	typ	max	Units			
Power Supplies	Analog	AVDD	4.75	5.0	5.25	V			
	Analog	VDDL/R	4.75	5.0	5.25	V			
(Note 3)	Digital	DVDD	4.75	5.0	5.25	V			
Voltage	"H" voltage reference	VREFHL/R	AVDD-0.5	-	AVDD	V			
Reference	"L" voltage reference	VREFLL/R	VSS	-	-	V			
(Note 4)	VREFH – VREFL	ΔVREF	3.0	-	AVDD	V			

Note 1. All voltages with respect to ground.

Note 3. The power up sequence between AVDD, VDDL/R and DVDD is not critical.

Note 4. The analog output voltage scales with the voltage of (VREFH – VREFL).

AOUT (typ.@0dB) = (AOUT+) - (AOUT-) = ± 2.8 Vpp × (VREFHL/R - VREFLL/R)/5.

* AKM assumes no responsibility for the usage beyond the conditions in this data sheet.

ANALOG CHARACTERISTICS

(Ta=25°C; AVDD=VDDL/R=DVDD=5.0V; VSS1-4 =0V; VREFHL/R=AVDD, VREFLL/R= VSS; Input data = 24bit; $R_L \ge 1k\Omega$; BICK=64fs; Signal Frequency = 1kHz; Sampling Frequency = 44.1kHz; Measurement bandwidth = 20Hz ~ 20kHz; External Circuit: Figure 20; unless otherwise specified.)

Parameter		min	typ	max	Units	
Resolution		-	-	24	Bits	
Dynamic Characterist	ics (Note 5)					
THD+N	fs=44.1kHz	0dBFS	-	-103	93	dB
	BW=20kHz	-60dBFS	-	-57	-	dB
	fs=96kHz	0dBFS	-	100	-	dB
	BW=40kHz	-60dBFS	-	-54	-	dB
	fs=192kHz	0dBFS		100	-	dB
	BW=40kHz	-60dBFS		-54	-	dB
	BW=80kHz	-60dBFS		-51	-	dB
Dynamic Range (-60d	BFS with A-weighted)	(Note 6)	114	120		dB
S/N (A-weighted)		(Note 7)	114	120		dB
Interchannel Isolation	(1kHz)		110	120		dB
DC Accuracy						
Interchannel Gain Misn	natch		-	0.15	0.3	dB
Gain Drift		(Note 8)	-	20	-	ppm/°C
Output Voltage		(Note 9)	±2.65	±2.8	±2.95	Vpp
Load Capacitance			-	-	25	pF
Load Resistance		(Note 10)	1	-	-	kΩ
Power Supplies						
Power Supply Current						
Normal of	peration (PDN pin = "H"	')				
	AVDD + VDDL/R			60	90	mA
	DVDD (fs \leq 96kHz)			43	-	mA
	VDD (fs = 192 kHz)		-	46	70	mA
	wn (PDN pin = "L")	(Note 11)				
A	VDD+VDDL/R+DVDD		-	10	100	μA

Note 5. Measured by Audio Precision, System Two. Averaging mode. Refer to the evaluation board manual.

Note 6. Figure 20 External LPF Circuit Example 2. 101dB for 16-bit data and 118dB for 20-bit data.

Note 7. Figure 20 External LPF Circuit Example 2. S/N does not depend on input data size.

Note 8. The voltage on (VREFH – VREFL) is held +5V externally.

- Note 9. Full-scale voltage(0dB). Output voltage scales with the voltage of (VREFHL/R VREFLL/R). AOUT (typ.@0dB) = (AOUT+) – (AOUT–) = ± 2.8 Vpp × (VREFHL/R – VREFLL/R)/5.
- Note 10. Regarding Load Resistance, AC load is $1k\Omega$ (min) with a DC cut capacitor (Figure 20). DC load is 1.5k ohm (min) without a DC cut capacitor (Figure 19). The load resistance value is with respect to ground. Analog characteristics are sensitive to capacitive load that is connected to the output pin. Therefore the capacitive load must be minimized.
- Note 11. In the power down mode. The P/S pin = DVDD, and all other digital input pins including clock pins (MCLK, BICK and LRCK) are held VSS4.

	SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 44.1kHz) (Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; Normal Speed Mode; DEM=OFF; SD bit="0")										
(Ta=25°C; AVI	DD=VDDL/R=4.	75 ~ 5.25V, D	VDD=4.75 ~ 3	5.25V; Norma	l Speed Mode;	DEM=OFF; SD	bit="0")				
Parameter			Symbol	min	typ	max	Units				
Digital Filter											
Passband	(Note 12)	±0.01dB	PB	0		20.0	kHz				
		-6.0dB		-	22.05	-	kHz				
Stopband		(Note 12)	SB	24.1			kHz				
Passband Ripple	e		PR			±0.005	dB				
Stopband Atten	uation		SA	100			dB				
Group Delay		(Note 13)	GD	_	36	-	1/fs				
Digital Filter +	SCF										
Frequency Response: 0 ~ 20.0kHz				-	±0.2	-	dB				

SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 96kHz)									
(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; Double Speed Mode; DEM=OFF; SD bit="0")									
Parameter			Symbol	min	typ	max	Units		
Digital Filter									
Passband	(Note 12)	±0.01dB	PB	0		43.5	kHz		
		-6.0dB		-	48.0	-	kHz		
Stopband		(Note 12)	SB	52.5			kHz		
Passband Ripple	e		PR			±0.005	dB		
Stopband Attenu	uation		SA	95			dB		
Group Delay		(Note 13)	GD	-	36	-	1/fs		
Digital Filter +	SCF								
Frequency Response: 0 ~ 40.0kHz				_	±0.3	_	dB		

	SHARP ROLL-OFF FILTER CHARACTERISTICS (fs = 192kHz)								
(Ta=25°C; AVD)	D=VDDL/R=4.	75 ~ 5.25V, D	VDD=4.75 ~	5.25V; Quad S	Speed Mode; DI	EM=OFF; SD b	it="0")		
Parameter			Symbol	min	typ	max	Units		
Digital Filter									
Passband	(Note 12)	±0.01dB	PB	0		87.0	kHz		
		-6.0dB		-	96.0	-	kHz		
Stopband		(Note 12)	SB	105			kHz		
Passband Ripple			PR			±0.005	dB		
Stopband Attenua	ation		SA	90			dB		
Group Delay		(Note 13)	GD	-	36	-	1/fs		
Digital Filter + S	SCF								
Frequency Respo	onse: 0 ~ 80.0kH	[z		_	+0/-1	-	dB		

Note 12. The passband and stopband frequencies scale with fs. For example, PB=0.4535×fs (@±0.01dB), SB=0.546×fs. Note 13. The calculating delay time which occurred by digital filtering. This time is from setting the 16/20/24bit data of both channels to input register to the output of analog signal.

MINIMUM DELAY FILTER CHARACTERISTICS (fs = 44.1kHz)									
(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V; Normal Speed Mode; DEM=OFF; SD bit="1")									
Parameter			Symbol	min	typ	max	Units		
Digital Filter									
Passband	(Note 12)	±0.01dB	PB	0		20.0	kHz		
		-6.0dB		-	22.05	-	kHz		
Stopband		(Note 12)	SB	24.1			kHz		
Passband Ripple			PR			±0.005	dB		
Stopband Attenua	ation		SA	100			dB		
Group Delay		(Note 13)	GD	-	7	-	1/fs		
Digital Filter + S	SCF								
Frequency Response : 0 ~ 20.0kHz				-	±0.2	_	dB		

MINIMUM DELAY FILTER CHARACTERISTICS (fs = 96kHz)								
(Ta=25°C; AVDD=VDDL/R=	4.75 ~ 5.25V, D	VDD=4.75 ~ 3	5.25V; Double	Speed Mode;	DEM=OFF; SD	bit="1")		
Parameter		Symbol	min	typ	max	Units		
Digital Filter								
Passband (Note 12) ±0.01dB	PB	0		43.5	kHz		
	-6.0dB		-	48.0	-	kHz		
Stopband	(Note 12)	SB	52.5			kHz		
Passband Ripple		PR			±0.005	dB		
Stopband Attenuation		SA	95			dB		
Group Delay	(Note 13)	GD	-	7	-	1/fs		
Digital Filter + SCF								
Frequency Response : $0 \sim 40.0$		-	±0.3	-	dB			

MINIMUM DELAY FILTER CHARACTERISTICS (fs = 192kHz)								
(Ta=25°C; AVE	DD=VDDL/R=4.	75 ~ 5.25V, D	VDD=4.75 ~ 5	5.25V; Quad S	peed Mode; DI	EM=OFF; SD bi	it="1")	
Parameter			Symbol	min	typ	max	Units	
Digital Filter								
Passband	(Note 12)	±0.01dB	PB	0		87.0	kHz	
		-6.0dB		-	96.0	-	kHz	
Stopband		(Note 12)	SB	105			kHz	
Passband Ripple	e		PR			±0.005	dB	
Stopband Atten	uation		SA	90			dB	
Group Delay		(Note 13)	GD	-	7	-	1/fs	
Digital Filter +	SCF							
Frequency Response : 0 ~ 80.0kHz				_	+0/-1	-	dB	

- 10 -

DC CHARACTERISTICS								
(Ta=25°C; AVDD=VDDL/R=4.75 ~ 5.25V, DVDD=4.75 ~ 5.25V)								
Parameter		Symbol	min	typ	max	Units		
High-Level Input Voltage		VIH	2.4	-	-	V		
Low-Level Input Voltage		VIL	-	-	0.8	V		
High-Level Output Voltage	(Iout=-100µA)	VOH	DVDD-0.5	-	-	V		
Low-Level Output Voltage	(Iout=100µA)	VOL	-	-	0.5	V		
Input Leakage Current	(Note 14)	Iin	-	-	±10	μΑ		

Note 14. The TST1/CAD0 and PSN pins have internal pull-up devices, nominally $100k\Omega$. Therefore The TST1/CAD0 and PSN pins are not included.

			CTERISTICS			
(Ta=25°C; AVDD=VDDL/R=4.75 ~	5.25V, DVDD					T T 1 /
Parameter		Symbol	min	typ	max	Units
Master Clock Timing		001.11				
Frequency		fCLK	7.7		41.472	MHz
Duty Cycle		dCLK	40		60	%
LRCK Frequency	(Note 15)	c	20		-	1.77
1152fs, 512fs or 768fs 256fs or 384fs		fsn fsd	30 54		54 108	kHz kHz
128fs or 192fs		fsq	108		216	kHz
Duty Cycle		Duty	45		55	%
PCM Audio Interface Timing		2				
BICK Period						
1152fs, 512fs or 768fs		tBCK	1/128fsn			ns
256fs or 384fs		tBCK	1/64fsd			ns
128fs or 192fs		tBCK	1/64fsq			ns
BICK Pulse Width Low		tBCKL	30			ns
BICK Pulse Width High		tBCKH	30			ns
BICK " [↑] " to LRCK Edge	(Note 16)	tBLR	20			ns
LRCK Edge to BICK " [↑] "	(Note 16)	tLRB	20			ns
SDATA Hold Time	(1000-10)	tSDH	20			ns
SDATA Setup Time		tSDS	20 20			ns
External Digital Filter Mode		1000	20			115
BICK Period		tB	27			ns
BCK Pulse Width Low		tBL	10			ns
BCK Pulse Width High		tBH	10			ns
BCK "1" to WCK Edge		tBW	5			ns
WCK Edge to BCK "个"		tWB	5			ns
WCK Pulse Width Low		tWCK	54			ns
WCK Pulse Width High		tWCH	54			ns
DATA Hold Time		tDH	5			ns
		tDS	5			ns
DATA Setup Time						
DSD Audio Interface Timing		4DCV	1/646-			
DCLK Period		tDCK	1/64fs			ns
DCLK Pulse Width Low		tDCKL	160			ns
DCLK Pulse Width High		tDCKH	160		20	ns
DCLK Edge to DSDL/R	(Note 17)	tDDD	-20		20	ns
Control Interface Timing			200			
CCLK Period		tCCK	200			ns
CCLK Pulse Width Low		tCCKL	80			ns
Pulse Width High		tCCKH	80			ns
CDTI Setup Time		tCDS	50			ns
CDTI Hold Time		tCDH	50			ns
CSN High Time		tCSW	150			ns
CSN " \downarrow " to CCLK " \uparrow "		tCSS	50			ns
CCLK "↑" to CSN "↑"		tCSH	50			ns
Reset Timing						
PDN Pulse Width	(Note 18)	tPD	150			ns

Asahi **KASEI**

Note 15. When the 1152fs, 512fs or 768fs /256fs or 384fs /128fs or 192fs are switched, the AK4392 should be reset by the PDN pin or RSTN bit.

Note 16. BICK rising edge must not occur at the same time as LRCK edge.

Note 17. DSD data transmitting device must meet this time.

Note 18. The AK4392 can be reset by bringing the PDN pin "L" to "H" upon power-up.



Timing Diagram

Clock Timing







WRITE Command Input Timing



WRITE Data Input Timing



External Digital Filter I/F mode

OPERATION OVERVIEW

■ D/A Conversion Mode

In serial mode, the AK4392 can perform D/A conversion for either PCM data or DSD data. The D/P bit controls PCM/DSD mode. When DSD mode, DSD data can be input from DCLK, DSDL and DSDR pins. When PCM mode, PCM data can be input from BICK, LRCK and SDATA pins. When PCM/DSD mode is changed by D/P bit, the AK4392 should be reset by RSTN bit. It takes about 2/fs to 3/fs to change the mode. In parallel mode, the AK4392 performs for only PCM data.

Interface
РСМ
DSD

Table 1. PCM/DSD Mode Control

When DP bit= "0", an internal digital filter or external digital filter can be selected. When using an external digital filter (EX DF I/F mode), data is input to each MCLK, BCK, WCK, DINL and DINR pin. EXDF bit controls the modes. When switching internal and external digital filters, the AK4392 must be reset by RSTN bit. A Digital filter switching takes $2\sim3k/fs$.

	Ex DF bit	Interface	
	0	PCM	
	1	EX DF I/F	
e 2	Digital Filte	er Control (DP h	it =

Table 2. Digital Filter Control (DP bit = "0")

System Clock

[1] PCM Mode

The external clocks, which are required to operate the AK4392, are MCLK, BICK and LRCK. MCLK should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation filter and the delta-sigma modulator. Sampling speed and MCLK frequency are detected automatically and then the initial master clock is set to the appropriate frequency (Table 3). When external clocks are changed, the AK4392 should be reset by the PDN pin or RSTN bit.

The AK4392 is automatically placed in reset state when MCLK and LRCK are stopped during a normal operation (PDN pin ="H"), and the analog output becomes Hi-Z. When MCLK and LRCK are input again, the AK4392 exit reset state and starts the operation. After exiting system reset (PDN pin ="L" \rightarrow "H") at power-up and other situations, the AK4392 is in power-down mode until MCLK and LRCK are supplied.

The MCLK frequency corresponding to each sampling speed should be provided (Table 4).

MC	MCLK		Sampling Rate
1152fs		Normal	30kHz~32kHz
512fs	768fs	Normal	30kHz~54kHz
256fs	384fs	Double	30kHz~108kHz
128fs	192fs	Quad	108kHz~216kHz

Table 3. Sampling Speed

LRCK	MCLK (MHz)							
fs	128fs	192fs	256fs	384fs	512fs	768fs	1152fs	
32.0kHz	N/A	N/A	8.1920	12.2880	16.3840	24.5760	36.8640	
44.1kHz	N/A	N/A	11.2896	16.9344	22.5792	33.8688	N/A	
48.0kHz	N/A	N/A	12.2880	18.4320	24.5760	36.8640	N/A	
88.2kHz	N/A	N/A	22.5792	33.8688	N/A	N/A	N/A	
96.0kHz	N/A	N/A	24.5760	36.8640	N/A	N/A	N/A	
176.4kHz	22.5792	33.8688	N/A	N/A	N/A	N/A	N/A	
192.0kHz	24.5760	36.8640	N/A	N/A	N/A	N/A	N/A	

Table 4. System Clock Example (Parallel Control Mode) (N/A: Not available)

MCLK = 256 fs/384 fs supports sampling rate of $30 \text{kHz} \sim 108 \text{kHz}$ (Table 5). But, when the sampling rate is $30 \text{kHz} \sim 54 \text{kHz}$, DR and S/N will degrade by approximately 3dB as compared to when MCLK = 512 fs/768 fs.

MCLK	DR,S/N
256fs/384fs	117dB
512fs/768fs	120dB

Table 5. Relationship between MCLK frequency and DR, S/N (fs= 44.1kHz)

[2] DSD Mode

The external clocks, which are required to operate the AK4392, are MCLK and DCLK. MCLK should be synchronized with DCLK but the phase is not critical. The frequency of MCLK is set by DCKS bit.

The AK4392 is automatically placed in reset state when MCLK is stopped during a normal operation (PDN pin ="H"), and the analog output becomes Hi-Z. After exiting system reset (PDN pin ="L" \rightarrow "H") at power-up and other situations, the AK4392 is in power-down mode until MCLK is supplied.

DCKS bit	MCLK Frequency	DCLK Frequency	
0	512fs	64fs	(default)
1	768fs	64fs	

Table 6. System Clock (DSD Mode)

■ Audio Interface Format

[1] PCM Mode

Data is shifted in via the SDATA pin using BICK and LRCK inputs. Eight data formats are supported and selected by the DIF2-0 pins (Parallel control mode) or DIF2-0 bits (Serial control mode) as shown in Table 7. In all formats the serial data is MSB-first, 2's compliment format and is latched on the rising edge of BICK. Mode 2 can be used for 20-bit and 16-bit MSB justified formats by zeroing the unused LSBs. Settings should be made by DIF2-0 pins in parallel mode and DIF2-0 bits in serial mode.



Figure 2. Mode 1/4 Timing



Figure 5. Mode 5 Timing

Asahi KASEI





[2] DSD Mode

In case of DSD mode, DIF2-0 pins and DIF2-0 bits are ignored. The frequency of DCLK is fixed to 64fs. DCKB bit can invert the polarity of DCLK.



Figure 8. DSD Mode Timing

[3] External Digital Filter Mode (EX DF I/F Mode)

DW indicates the number of BCK in one WCK cycle. The audio data is input by MCLK, BCK and WCK from the DINL and DINR pins. Three formats are available (Table 9) by DIF2-0 bits setting. The data is latched on the rising edge of BCK. The BCK and MCLK clocks must be the same frequency and must not burst. BCK and MCLK frequencies for each sampling speed are shown in Table 8.

The AK4392 is automatically placed in reset state when MCLK and WCK are stopped during a normal operation (PDN pin ="H"), and the analog output becomes Hi-Z. When MCLK and WCK are input again, the AK4392 exit reset state and starts the operation. After exiting system reset (PDN pin ="L" \rightarrow "H") at power-up and other situations, the AK4392 is in power-down mode until MCLK and WCK are supplied.

Sampling			MCLK&B	CK [MHz]			WCK	ECS
Speed[kHz]	128fs	192fs	256fs	384fs	512fs	768fs		
44.1(30~54)	N/A	N/A	N/A	N/A	22.5792	33.8688	16fs	0
44.1(30~34)					32	48	DW	0
44.1(30~54)	N/A	N/A	11.2896	16.9344	N/A	33.8688	8fs	1
44.1(30~34)			32	48		96	DW	
96(54~108)	N/A	N/A	24.576	36.864	N/A	N/A	8fs	0
90(94~108)			32	48			DW	U
96(54~108)	12.288	18.432	N/A	36.864	N/A	N/A	4fs	1
90(34~108)	32	48		96]	DW	1
192(108~216)	24.576	36.864	N/A	N/A	N/A	N/A	4fs	0
192(108~210)	32 48	1				DW	0	
192(108~216)	N/A	36.864	N/A	N/A	N/A	N/A	2fs	1
192(108~210)		96					DW	1

Table 8 System Clock Example (EX DF I/F mode) (N/A: Not available)

Mode	DIF2	DIF1	DIF0	Input Format
0	0	0	0	16bit LSB justified
1	0	0	1	N/A
2	0	1	0	N/A
3	0	1	1	N/A
4	1	0	0	24bit LSB justified
5	1	0	1	32bit LSB justified
6	1	1	0	N/A
7	1	1	1	N/A

Table 9 Audio Interface Format (EX DF I/F mode) (N/A: Not available)



Figure 9 EX DF I/F Mode Timing

Asahi KASEI

■ D/A Conversion Mode Switching Timing



Note. The signal range is identified as 25% ~ 75% duty ratios in DSD mode. DSD signal must not go beyond this duty range at the SACD format book (Scarlet Book).

■ De-emphasis Filter

A digital de-emphasis filter is available for 32kHz, 44.1kHz or 48kHz sampling rates (tc = $50/15\mu$ s) and is enabled or disabled with DEM1-0 pins or DEM1-0 bits. In case of 256fs/384fs and 128fs/192fs, the digital de-emphasis filter is always off. When DSD mode, DEM1-0 bits are ignored. The setting value is held even if PCM mode and DSD mode are switched.

DEM1	DEM0	Mode				
0	0	44.1kHz				
0	1	OFF	(default)			
1	0	48kHz				
1	1	32kHz				
Table 10. De-emphasis Control						

Output Volume

The AK4392 includes channel independent digital output volumes (ATT) with 255 levels at linear step including MUTE. These volume control is in front of the DAC and it can attenuate the input data from 0dB to -127dB and mute. When changing output levels, transitions are executed in soft change; thus no switching noise occurs during these transitions.

■ Zero Detection (PCM mode, DSD mode)

The AK4392 has channel-independent zeros detect function. When the input data at each channel is continuously zeros for 8192 LRCK cycles, the DZF pin of each channel goes to "H". The DZF pin of each channel immediately return to "L" if the input data of each channel is not zero after going to "H". If the RSTN bit is "0", the DZF pins of both channels go to "H". The DZF pins of both channels go to "L" at $4 \sim 5/fs$ after RSTN bit returns to "1". If DZFM bit is set to "1", the DZF pins of both channels go to "H" only when the input data for both channels are continuously zeros for 8192 LRCK cycles. The zero detect function can be disabled by setting the DZFE bit. In this case, DZF pins of both channels are always "L". The DZFB bit can invert the polarity of the DZF pin.

■ Mono Output

The AK4392 can select input/output for both output channels by setting the MONO bit and SELLR bit. This function is available for any audio format.

MONO bit	SELLR bit	Lch Out	Rch Out
0	0	Lch In	Rch In
0	1	Rch In	Lch In
1	0	Lch In	Lch In
1	1	Rch In	Rch In

Table 11 MONO Mode Output Select

Asahi **KASEI**

■ Soft Mute Operation

The soft mute operation is performed at digital domain. When the SMUTE pin goes to "H" or the SMUTE bit set to "1", the output signal is attenuated by $-\infty$ during ATT_DATA × ATT transition time from the current ATT level. When the SMUTE pin is returned to "L" or the SMUTE bit is returned to "0", the mute is cancelled and the output attenuation gradually changes to the ATT level during ATT_DATA × ATT transition time. If the soft mute is cancelled before attenuating $-\infty$ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle. The soft mute is effective for changing the signal source without stopping the signal transmission.



Notes:

- (1) ATT_DATA × ATT transition time. For example, this time is 1020LRCK cycles (1020/fs) at ATT_DATA=255 in Normal Speed Mode.
- (2) The analog output corresponding to the digital input has group delay (GD).
- (3) If the soft mute is cancelled before attenuating $-\infty$ after starting the operation, the attenuation is discontinued and returned to ATT level by the same cycle.
- (4) When the input data for each channel is continuously zeros for 8192 LRCK cycles, the DZF pin for each channel goes to "H". The DZF pin immediately returns to "L" if input data are not zero.

Figure 12. Soft Mute Function

System Reset

The AK4392 should be reset once by bringing the PDN pin = "L" upon power-up. It initializes register settings of the device. The AK4392 exits this system reset (power-down mode) by MCLK and LRCK after the PDN pin = "H", and the analog block exits power-down mode. The digital block exits power-down mode after the internal counter counts MCLK for 4/fs.

■ Power ON/OFF timing

The AK4392 is placed in the power-down mode by bringing the PDN pin "L" and the registers are initialized. the analog outputs are floating (Hi-Z). As some click noise occurs at the edge of the PDN pin signal, the analog output should be muted externally if the click noise influences system application.

The DAC can be reset by setting RSTN bit to "0". In this case, the registers are not initialized and the corresponding analog outputs go to VCML/R. As some click noise occurs at the edge of RSTN signal, the analog output should be muted externally if click noise aversely affect system performance.



Notes:

- (1) After AVDD and DVDD are powered-up, the PDN pin should be "L" for 150ns.
- (2) The analog output corresponding to digital input has group delay (GD).
- (3) Analog outputs are floating (Hi-Z) in power-down mode.
- (4) Click noise occurs at the edge of PDN signal. This noise is output even if "0" data is input.
- (5) MCLK, BICK and LRCK clocks can be stopped in power-down mode (PDN pin="L").
- (6) Mute the analog output externally if click noise (3) adversely affect system performance The timing example is shown in this figure.
- (7) DZFL/R pins are "L" in the power-down mode (PDN pin = "L").

Figure 13. Power-down/up Sequence Example

Reset Function

(1) RESET by RSTN bit = "0"

When the RSTN bit = "0", the AK4392's digital block is powered down, but the internal register values are not initialized. In this time, the analog outputs go to VCML/R voltage and DZFL/DZFR pins are "H". Figure 14 shows an example of reset by RSTN bit.



Notes:

- (1) The analog output corresponding to digital input has group delay (GD).
- (2) Analog outputs settle to VCOM voltage.
- (3) Small pop noise occurs at the edges("↑↓") of the internal timing of RSTN bit. This noise is output even if "0" data is input.
- (4) The DZF pins change to "H" when the RSTN bit becomes "0", and return to "L" at 2/fs after RSTN bit becomes "1".
- (5) There is a delay, 3~4/fs from RSTN bit "0" to the internal RSTN bit "0", and 2~3/fs from RSTN bit "1" to the internal RSTN bit "1".
- (6) Mute the analog output externally if click noise (3) and Hi-Z (2) adversely affect system performance

Figure 14. Reset Sequence Example 1

Asahi**KASEI**

(2) RESET by MCLK or LRCK/WCK Stop

The AK4392 is automatically placed in reset state when MCLK or LRCK is stopped during PDM mode (RSTN pin ="H"), and the analog outputs are floating (Hi-Z). When MCLK and LRCK are input again, the AK4392 exits reset state and starts the operation. Zero detect function is disable when MCLK or LRCK is stopped. In DSD mode the AK4392 is in reset state when MCLK is stopped, and it is in reset state when MCLK and WCK are stopped in external digital filter mode.

AVDD pin DVDD pin				
RSTB pin	(1)			
Internal State	Power-down	Normal Operation	Digital Circuit Power-down	Normal Operation
		i , i		!
D/A In (Digital)	Power-down		(3)	
(3)		← GD (2)		← GD (2)
D/A Out (Analog)	Hi-Z	4)	(4) (5) (4)	
	(-	+)	(5)	
Clock In MCLK, BICK, LRCK			MCLK, BICK, LRCK Stop	
External MUTE	(6	6) (6	3)	3)

Notes:

- (1) After AVDD and DVDD are powered-up, the PDN pin should be "L" for 150ns.
- (2) The analog output corresponding to digital input has group delay (GD).
- (3) The digital data can be stopped. Click noise after MCLK, BICK and LRCK are input again can be reduced by inputting "0" data during this period.
- (4) Click noise occurs within 3 ~ 4LRCK cycles from the riding edge ("↑") of the PDN pin or MCLK inputs. This noise occurs even when "0" data is input.
- (5) Clocks (MCLK, BICK, LRCK) can be stopped in the reset state (MCLK or LRCK is stopped).
- (6) Mute the analog output externally if click noise (4) influences system applications. The timing example is shown in this figure.

Figure 15. Reset Sequence Example 2

Register Control Interface

Pins (parallel control mode) or registers (serial control mode) can control the functions of the AK4392. In parallel control mode, the register setting is ignored, and in serial control mode the pin settings are ignored. When the state of the PSN pin is changed, the AK4392 should be reset by the PDN pin. The serial control interface is enabled by the PSN pin = "L". In this mode, pin settings must be all "L". Internal registers may be written to through3-wire μ P interface pins: CSN, CCLK and CDTI. The data on this interface consists of Chip address (2-bits, C1/0), Read/Write (1-bit; fixed to "1"), Register address (MSB first, 5-bits) and Control data (MSB first, 8-bits). The AK4392 latches the data on the rising edge of CCLK, so data should be clocked in on the falling edge. The writing of data is valid when CSN " \uparrow ". The clock speed of CCLK is 5MHz (max).

Function	Parallel Control Mode	Serial Control Mode
Audio Format	Y	Y
De-emphasis	Y	Y
SMUTE	Y	Y
DSD Mode	-	Y
EX DF I/F	-	Y
Minimum delay Filter	-	Y
Digital Attenuator	-	Y

Table 12. Function List1 (Y: Available, -: Not available)

Setting the PDN pin to "L" resets the registers to their default values. In serial control mode, the internal timing circuit is reset by the RSTN bit, but the registers are not initialized.



* The AK4392 does not support the read command.

* When the AK4392 is in power down mode (PDN pin = "L") or the MCLK is not provided, a writing into the control registers is prohibited.

* The control data can not be written when the CCLK rising edge is 15 times or less or 17 times or more during CSN is "L".

Function List

Function	Default	Address	Bit	PCM	DSD	Ex DF I/F
Attenuation Level	0dB	03H 04H	ATT7-0	Y	Y	Y
External Digital Filter I/F Mode	Disable	00H	EXDF	Y	-	Y
Ex DF I/F mode clock setting	16fs(fs=44.1kHz)	00H	ESC	-	-	Y
Audio Data Interface Modes	24bit MSB justified	00H	DIF2-0	Y	-	-
Data Zero Detect Enable	Disable	01H	DZFE	Y	Y	-
Data Zero Detect Mode	Separated	01H	DZFM	Y	Y	
Minimum delay Filter Enable	Sharp roll-off filter	01H	SD	Y	-	-
De-emphasis Response	OFF	01H	DEM1-0	Y	-	-
Soft Mute Enable	Normal Operation	01H	SMUTE	Y	Y	Y
DSD/PCM Mode Select	PCM mode	02H	DP	Y	Y	-
Master Clock Frequency Select at DSD mode	512fs	02H	DCKS	-	Y	-
MONO mode Stereo mode select	Stereo	02H	MONO	Y	Y	Y
Inverting Enable of DZF	"H" active	02H	DZFB	Y	Y	-
The data selection of L channel and R channel	R channel	02H	SELLR	Y	Y	Y

Table 13. Function List2 (Y: Available, -: Not available)

Register Map

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	0	EXDF	ECS	0	DIF2	DIF1	DIF0	RSTN
01H	Control 2	DZFE	DZFM	SD	0	0	DEM1	DEM0	SMUTE
02H	Control 3	DP	0	DCKS	DCKB	MONO	DZFB	SELLR	0
03H	Lch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
04H	Rch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0

Notes:

Data must not be written into addresses from 05H to 1FH.

When the PDN pin goes to "L", the registers are initialized to their default values.

When RSTN bit is set to "0", only the internal timing is reset, and the registers are not initialized to their default values.

When the state of the PSN pin is changed, the AK4392 should be reset by the PDN pin.

Register Definitions

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
00H	Control 1	0	EXDF	ECS	0	DIF2	DIF1	DIF0	RSTN
	Default	0	0	0	0	0	1	0	1

RSTN: Internal Timing Reset

0: Reset. All registers are not initialized.

1: Normal Operation (default)

When internal clocks are changed, the AK4392 should be reset by the PDN pin or RSTN bit.

DIF2-0: Audio Data Interface Modes (Table 7)

Initial value is "010" (Mode 2: 24-bit MSB justified).

ECS: Ex DF I/F mode clock setting (Table 8)

0: Disable: Internal Digital Filter mode (default)

1: Enable: External Digital Filter mode

EXDF: External Digital Filter I/F Mode (Serial mode only)

0: Disable: Internal Digital Filter mode (default)

1: Enable: External Digital Filter mode

Addr Register Name	D7	D6	D5	D4	D3	D2	D1	D0
01H Control 2	DZFE	DZFM	SD	0	0	DEM1	DEM0	SMUTE
Default	0	0	0	0	0	0	1	0

- SMUTE: Soft Mute Enable 0: Normal Operation (default) 1: DAC outputs soft-muted.
- DEM1-0: De-emphasis Response (Table 10) Initial value is "01" (OFF).
- SD: Minimum delay Filter Enable 0: Sharp roll-off filter (default) 1: Minimum delay filter

DZFM: Data Zero Detect Mode

0: Channel Separated Mode (default)

1: Channel ANDed Mode

If the DZFM bit is set to "1", the DZF pins of both channels go to "H" only when the input data at both channels are continuously zeros for 8192 LRCK cycles.

DZFE: Data Zero Detect Enable

0: Disable (default)

1: Enable

Zero detect function can be disabled by DZFE bit "0". In this case, the DZF pins of both channels are always "L".

Addr Register Name	D7	D6	D5	D4	D3	D2	D1	D0
02H Control 3	DP	0	DCKS	DCKB	MONO	DZFB	SELLR	0
Default	0	0	0	0	0	0	0	0

SELLR: The data selection of L channel and R channel, when MONO mode

- 0: All channel output R channel data, when MONO mode. (default)
- 1: All channel output L channel data, when MONO mode.

It is enabled when MONO bit is "1", and outputs Rch date to both channels when "0", outputs Lch data to both channels when "1".

DZFB: Inverting Enable of DZF

0: DZF pin goes "H" at Zero Detection (default) 1: DZF pin goes "L" at Zero Detection

- MONO: MONO mode Stereo mode select
 - 0: Stereo mode (default)
 - 1: MONO mode
 - When MONO bit is "1", MONO mode is enabled.

DCKB: Polarity of DCLK (DSD Only)

- 0: DSD data is output from DCLK falling edge. (default)
- 1: DSD data is output from DCLK rising edge.
- DCKS: Master Clock Frequency Select at DSD mode (DSD only) 0: 512fs (default) 1:768fs

DSD/PCM Mode Select DP.

- 0: PCM Mode (default)
- 1: DSD Mode

When D/P bit is changed, the AK4392 should be reset by RSTN bit.

Addr	Register Name	D7	D6	D5	D4	D3	D2	D1	D0
03H	Lch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
04H	Rch ATT	ATT7	ATT6	ATT5	ATT4	ATT3	ATT2	ATT1	ATT0
	Default	1	1	1	1	1	1	1	1

ATT7-0: Attenuation Level

256 levels, 0.5dB step

Data	Attenuation
FFH	0dB
FEH	-0.5dB
FDH	-1.0dB
:	:
:	:
02H	-126.5dB
01H	-127.0dB
00H	MUTE (-∞)

The transition between set values is soft transition of 7425 levels. It takes 7424/fs (168ms@fs=44.1kHz) from FFH (0dB) to 00H (MUTE). If the PDN pin goes to "L", the ATTs are initialized to FFH. The ATTs are FFH when RSTN bit= "0". When RSTN return to "1", the ATTs fade to their current value. This digital attenuator is independent of soft mute function.

SYSTEM DESIGN

Figure 17 shows the system connection diagram. Figure 19, Figure 20 and Figure 21 show the analog output circuit examples. The evaluation board (AKD4392) demonstrates the optimum layout, power supply arrangements and measurement results.



Notes:

- Chip Address = "00". BICK = 64fs, LRCK = fs
- Power lines of AVDD and DVDD should be distributed separately from the point with low impedance of regulator etc.
- VSS1-4 must be connected to the same analog ground plane.
- When AOUT drives a capacitive load, some resistance should be connected in series between AOUT and the capacitive load.
- All input pins except pull-down/pull-up pins should not be allowed to float.

Figure 17. Typical Connection Diagram (AVDD=VDDL/R=5V, DVDD=5V, Serial control mode)



Figure 18. Ground Layout

1. Grounding and Power Supply Decoupling

To minimize coupling by digital noise, decoupling capacitors should be connected to AVDD, VDDL/R and DVDD respectively. AVDD and VDDL/R are supplied from analog supply in system and DVDD is supplied from digital supply in system. Power lines of AVDD, VDDL/R and DVDD should be distributed separately from the point with low impedance of regulator etc. The power up sequence between AVDD, VDDL/R and DVDD is not critical. **VSS1-4 must be connected to the same analog ground plane.** Decoupling capacitors for high frequency should be placed as near as possible to the supply pin.

2. Voltage Reference

The differential voltage between VREFHL/R and VREFLL/R sets the analog output range. The VREFHL/R pin is normally connected to AVDD, and the VREFLL/R pin is normally connected to VSS1/2/3. VREFHL/R and VREFLL/R should be connected with a 0.1μ F ceramic capacitor as near as possible to the pin to eliminate the effects of high frequency noise. No load current may be drawn from VCML/R pin. All signals, especially clocks, should be kept away from the VREFHL/R and VREFLL/R pins in order to avoid unwanted noise coupling into the AK4392.

3. Analog Outputs

The analog outputs are full differential outputs and 2.8Vpp (typ, VREFHL/R – VREFLL/R = 5V) centered around AVDD/2. The differential outputs are summed externally, $V_{AOUT} = (AOUT+) - (AOUT-)$ between AOUT+ and AOUT-. If the summing gain is 1, the output range is 5.6Vpp (typ, VREFHL/R – VREFLL/R = 5V). The bias voltage of the external summing circuit is supplied externally. The input data format is 2's complement. The output voltage (V_{AOUT}) is a positive full scale for 7FFFFFH (@24bit) and a negative full scale for 800000H (@24bit). The ideal V_{AOUT} is 0V for 000000H(@24bit).

The internal switched-capacitor filters attenuate the noise generated by the delta-sigma modulator beyond the audio passband. Figure 19 shows an example of external LPF circuit summing the differential outputs by an op-amp. Figure 20 shows an example of differential outputs and LPF circuit example by three op-amps.



Figure 19. External LPF Circuit Example 1 for PCM (fc = 99.2kHz, Q=0.704)

Frequency Response	Gain
20kHz	-0.011dB
40kHz	-0.127dB
80kHz	-1.571dB

Table 14. Frequency Response of External LPF Circuit Example 1 for PCM



Figure 20. External LPF Circuit Example 2 for PCM

		1 st Stage	2 nd Stage	Total
Cut-off Frequency		182kHz	284kHz	-
Q		0.637	-	-
Gain		+3.9dB -0.88dB		+3.02dB
Frequency Response	20kHz	-0.025	-0.021	-0.046dB
	40kHz	-0.106	-0.085	-0.191dB
	80kHz	-0.517	-0.331	-0.848dB

Table 15. Frequency Response of External LPF Circuit Example 2 for PCM

It is recommended for SACD format book (Scarlet Book) that the filter response at SACD playback is an analog low pass filter with a cut-off frequency of maximum 50kHz and a slope of minimum 30dB/Oct. The AK4392 can achieve this filter response by combination of the internal filter (Table 16) and an external filter (Figure 21).

Frequency	Gain
20kHz	-0.4dB
50kHz	-2.8dB
100kHz	-15.5dB

2.0k 1.8k 4.3k AOUT-270p 1.0k .8Vpp 2200p +Vop 3300p 1.8k 1.0k Analog 2.0k 6.34Vpp Out AOUT+ -Vop 4.3k 270p 2.8Vpp

 Table 16. Internal Filter Response at DSD Mode

Figure 21. External 3rd Order LPF Circuit Example for DSD

Frequency	Gain	
20kHz	-0.05dB	
50kHz	-0.51dB	
100kHz -16.8dB		
DC gain = 1.07 dB		

Table 17. 3rd Order LPF (Figure 21) Response

PACKAGE

44pin LQFP (Unit: mm)



Material & Lead finish

Package molding compound: Lead frame material: Lead frame surface treatment: Epoxy, Halogen (bromine and chlorine) free Cu Solder (Pb free) plate

MARKING



- 2) AKM Logo
- 3) Date Code: XXXXXX(7 digits)4) Marking Code: AK4392
- 5) Audio 4 pro Logo

REVISION HISTORY

Date (YY/MM/DD)	Revision	Reason	Page	Contents
09/01/09	00	First Edition		
09/02/25	01	Error Correct	37	Figure 19 was changed.
				Table 14 was changed.
09/04/27	02	Description Change		Short Delay Filter \rightarrow Minimum Delay Filter

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice. When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei Microdevices Corporation (AKM) or authorized distributors as to current status of the products.
- AKM assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKM products are neither intended nor authorized for use as critical components_{Note1}) in any safety, life support, or other hazard related device or system_{Note2}), and AKM assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKM. As used here:

Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.

Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.

• It is the responsibility of the buyer or distributor of AKM products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKM harmless from any and all claims arising from the use of said product in the absence of such notification.