

December 1993 Revised January 2001

SCAN182245A Non-Inverting Transceiver with 25 Ω Series Resistor Outputs

General Description

The SCAN182245A is a high performance BiCMOS bidirectional line driver featuring separate data inputs organized into dual 9-bit bytes with byte-oriented output enable and direction control signals. This device is compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture with the incorporation of the defined boundary-scan test logic and test access port consisting of Test Data Input (TDI), Test Data Out (TDO), Test Mode Select (TMS), and Test Clock (TCK).

Features


- High performance BiCMOS technology
- \blacksquare 25 Ω series resistors in outputs eliminate the need for external terminating resistors
- Dual output enable control signals
- 3-STATE outputs for bus-oriented applications
- 25 mil pitch SSOP (Shrink Small Outline Package)
- IEEE 1149.1 (JTAG) Compliant
- Includes CLAMP, IDCODE and HIGHZ instructions
- Additional instructions SAMPLE-IN, SAMPLE-OUT and EXTEST-OUT
- Power Up 3-STATE for hot insert
- Member of Fairchild's SCAN Products

Ordering Code:

Order Number	Package Number	Package Description
SCAN182245ASSC	MS56A	56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300 Wide
SCAN182245AMTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

Pin Names	Description
A1 ₍₀₋₈₎	Side A1 Inputs or 3-STATE Outputs
B1 ₍₀₋₈₎	Side B1 Inputs or 3-STATE Outputs
A2 ₍₀₋₈₎	Side A2 Inputs or 3-STATE Outputs
B2 ₍₀₋₈₎	Side B2 Inputs or 3-STATE Outputs
G1, G2	Output Enable Pins (Active LOW)
DIR1, DIR2	Direction of Data Flow Pins

Truth Tables

In	puts		
G1 (Note 1)	DIR1	A1 ₍₀₋₈₎	B1 ₍₀₋₈₎
L	L	H +	– H
L	L	L é	– L
L	Н	Н -	→ H
L	Н	L -	→ L
Н	X	Z	Z

Inputs					
G2 ote 1)	DIR2	A2 ₍₀₋₈₎		B2 ₍₀₋₈₎	
L	L	Н	+	_	Н
L	L	L	←	_	L
L	Н	Н	_	\rightarrow	Н
L	Н	L	_	\rightarrow	L
Н	X	Z			Z

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance


Note 1: Inactive-to-Active transition must occur to enable outputs upon power-up.


Functional Description

The SCAN182245A consists of two sets of nine non-inverting bidirectional buffers with 3-STATE outputs and is intended for bus-oriented applications. Direction pins (DIR1 and DIR2) LOW enables data from B Ports to A Ports,

when HIGH enables data from A Ports to B Ports. The Output Enable pins $(\overline{G1}$ and $\overline{G2})$ when HIGH disables both A and B Ports by placing them in a high impedance condition.

Block Diagrams






Note: BSR stands for Boundary Scan Register.

Note: BSR stands for Boundary Scan Register.

Tap Controller



Description of BOUNDARY-SCAN Circuitry

The scan cells used in the BOUNDARY-SCAN register are one of the following two types depending upon their location. Scan cell TYPE1 is intended to solely observe system data, while TYPE2 has the additional ability to control system data.

Scan cell TYPE1 is located on each system input pin while scan cell TYPE2 is located at each system output pin as well as at each of the two internal active-high output enable signals. AOE controls the activity of the A-outputs while BOE controls the activity of the B-outputs. Each will activate their respective outputs by loading a logic high.

The BYPASS register is a single bit shift register stage identical to scan cell TYPE1. It captures a fixed logic low.


Bypass Register Scan Chain Definition



SCAN182245A Product IDCODE (32-Bit Code per IEEE 1149.1)


Versio n	Entity	Part	Manufacture r	Required
		Number	ID	by 1149.1
0000	111111	000000000	00000001111	1
MSB				MSB

The INSTRUCTION register is an 8-bit register which captures the default value of 10000001 (SAMPLE/PRELOAD) during the CAPTURE-IR instruction command. The benefit of capturing SAMPLE/PRELOAD as the default instruction during CAPTURE-IR is that the user is no longer required to shift in the 8-bit instruction for SAMPLE/PRELOAD. The sequence of: CAPTURE-IR \rightarrow EXIT1-IR \rightarrow UPDATE-IR will update the SAMPLE/PRELOAD instruction. For more information refer to the section on instruction definitions.





Instruction Code	Instruction
00000000	EXTEST
10000001	SAMPLE/PRELOAD
10000010	CLAMP
00000011	HIGH-Z
01000001	SAMPLE-IN
01000010	SAMPLE-OUT
00100010	EXTEST-OUT
10101010	IDCODE
11111111	BYPASS
All Others	BYPASS


Scan Cell TYPE1




Scan Cell TYPE2









Description of BOUNDARY-SCAN Circuitry (Continued) BOUNDARY-SCAN Register Definition Index

75 DIR2 26 Input TYPE1 Signal 74 G2 31 Input TYPE2 TYPE2 73 AOE2 Internal TYPE2 TYPE1 71 A10 55 Input TYPE1 70 A11 53 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 63 A18 43 Input TYPE1 64 A17 44 Input TYPE1 60 A22 39 Input TYPE1 61 A21 41 Input TYPE1 59 A23 38 Input TYPE1 59 A23 38 Input	Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type
77 AOE1 Internal TYPE2 Contr 76 BOE1 Internal TYPE2 Contr 75 DIR2 26 Input TYPE1 Signa 74 G2 31 Input TYPE2 TYPE2<	79	DIR1	3	Input	TYPE1	
76 BOE1 / G2 Internal Inter	78	G1	54	Input	TYPE1	
75 DIR2 26 Input TYPE1 Signal 74 G2 31 Input TYPE2 Signal 73 AOE2 Internal TYPE2 TYPE2 71 A10 55 Input TYPE1 70 A11 53 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 64 A20 42 Input TYPE1 60 A22 39 Input TYPE1 58 A24 36 Input TYPE1 58 A22 35 Input	77	AOE ₁		Internal	TYPE2	
74 \$\overline{\text{G2}}\$ 31 Input TYPE1 73 \$AOE_2\$ Internal TYPE2 71 \$A1_0\$ \$55\$ Input TYPE1 70 \$A1_1\$ \$53\$ Input TYPE1 69 \$A1_2\$ \$52\$ Input TYPE1 68 \$A1_3\$ \$50\$ Input TYPE1 68 \$A1_3\$ \$50\$ Input TYPE1 67 \$A1_4\$ \$49\$ Input TYPE1 66 \$A1_5\$ \$47\$ Input TYPE1 65 \$A1_6\$ \$46\$ Input TYPE1 64 \$A1_7\$ \$44\$ Input TYPE1 63 \$A1_8\$ \$43\$ Input TYPE1 64 \$A2_0\$ \$42\$ Input TYPE1 60 \$A2_2\$ \$39\$ Input TYPE1 59 \$A2_3\$ \$38\$ Input TYPE1 57 \$A2_5\$ \$35\$	76	BOE ₁		Internal	TYPE2	Control
73 AOE2 Internal TYPE2 TYPE1 TYPE2 TYPE3	75	DIR2	26	Input	TYPE1	Signals
72 BOE2 Internal TYPE2 71 A10 55 Input TYPE1 70 A11 53 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 64 A20 42 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 57 A25 35 Input TYPE1 58 A27 32 Input TYPE1 55 A27	74	G2	31	Input	TYPE1	
71 A10 55 Input TYPE1 70 A11 53 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 62 A20 42 Input TYPE1 60 A22 39 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 53	73	AOE ₂		Internal	TYPE2	
70 A11 53 Input TYPE1 69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 62 A20 42 Input TYPE1 61 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 53 B10 2 Output TYPE2 54	72			Internal	TYPE2	
69 A12 52 Input TYPE1 68 A13 50 Input TYPE1 67 A14 49 Input TYPE1 65 A16 46 Input TYPE1 65 A16 46 Input TYPE1 63 A18 43 Input TYPE1 64 A17 44 Input TYPE1 65 A20 42 Input TYPE1 60 A22 39 Input TYPE1 60 A22 39 Input TYPE1 61 A24 36 Input TYPE1 65 A26 33 Input TYPE1 66 A26 33 Input TYPE1 67 A28 30 Input TYPE1 68 A28 30 Input TYPE1 69 A28 30 Input TYPE1 60 A29 50 Input TYPE1 61 A21 41 Input TYPE1 62 A20 42 Input TYPE1 63 A21 41 Input TYPE1 64 A22 39 Input TYPE1 65 A26 36 Input TYPE1 66 A26 37 Input TYPE1 67 A25 35 Input TYPE1 68 A26 38 Input TYPE1 69 A26 39 Input TYPE1 60 A27 32 Input TYPE1 61 A28 30 Input TYPE1 62 A28 30 Input TYPE1 63 B10 2 Output TYPE2 64 A28 30 Input TYPE2 65 B11 4 Output TYPE2 66 B17 3 7 Output TYPE2 67 B16 11 Output TYPE2 68 B18 14 Output TYPE2 69 B18 14 Output TYPE2 60 B17 13 Output TYPE2 61 B18 14 Output TYPE2 62 B2 18 Output TYPE2 63 B20 15 Output TYPE2 64 B20 15 Output TYPE2 65 B2-0 66 A16 Input TYPE2 67 A26 Input TYPE2 68 B26 24 Output TYPE2 69 B2-0 69 B2-0 60 Input TYPE2 60 B2-0 60 Input TYPE2 60 B2-0 60 Input TYPE2 61 B2-0 61 Input TYPE2 61 B2-0 61 Input TYPE2 62 Input TYPE2 63 B2-0 64 Input TYPE2 65 Input TYPE2 65 Input TYPE2 66 A26 Input TYPE2 67 A26 Input TYPE2 68 A26 Input TYPE2 69 A26 Input TYPE2 69 A26 Input TYPE2 69 A26 Input TYPE2 60 A26 Input TYPE2 60 A26 Input TYPE2 60 A26 Input TYPE2 61 A27 Input TYPE2 61 A27 Input TYPE2 62 A26 Input TYPE2 63 B2-0 64 A26 Input TYPE3 64 A26 Input TYPE3 65 A26 Input TYPE3 65 A26 Input TYPE3 66 A26 Input TYPE3 66 A26 Input TYPE3 67 A26 Input TYPE3 68 A26 Input TYPE3 69 A26 Input TYPE3 69 A26 Input TYPE3 69 A26 Input TYPE3 60 A26 Input TYPE3 61 A26 Input	71		55	Input	TYPE1	
68 A13 50 Input TYPE1 A1-input A1-input TYPE1 A2-input	70		53	Input		
67 A14 49 Input TYPE1 A1-in 66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 62 A20 42 Input TYPE1 61 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 55 A26 35 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 55 A27 32 Input TYPE1 57 A28 30 Input TYPE1 58 A28 30 Input TYPE1 59 A28 30 Input TYPE1 59 A28 30 Input TYPE1 55 A27 32 Input TYPE1 55 A27 32 Input TYPE1 55 A28 30 Input TYPE1 55 A28 30 Input TYPE1 50 B13 7 Output TYPE2 50 B14 8 Output TYPE2 50 B16 11 Output TYPE2 49 B14 8 Output TYPE2 49 B16 11 Output TYPE2 40 B18 14 Output TYPE2 41 B23 19 Output TYPE2 42 B22 18 Output TYPE2 42 B22 18 Output TYPE2 42 B24 21 Output TYPE2 38 B26 24 Output TYPE2 B2-0	69		52	Input	TYPE1	
66 A15 47 Input TYPE1 65 A16 46 Input TYPE1 64 A17 44 Input TYPE1 63 A18 43 Input TYPE1 62 A20 42 Input TYPE1 61 A21 41 Input TYPE1 60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 50 B13 7 Output TYPE2 50	68		50	Input	TYPE1	
65 A16	67		49	Input	TYPE1	A1–in
64 A17	66		47	Input	TYPE1	
63 A18	65			Input		
62 A2 ₀ 42 Input TYPE1 61 A2 ₁ 41 Input TYPE1 60 A2 ₂ 39 Input TYPE1 59 A2 ₃ 38 Input TYPE1 58 A2 ₄ 36 Input TYPE1 56 A2 ₆ 33 Input TYPE1 55 A2 ₇ 32 Input TYPE1 54 A2 ₈ 30 Input TYPE1 53 B1 ₀ 2 Output TYPE2 54 B1 ₁ 4 Output TYPE2 55 B1 ₁ 4 Output TYPE2 50 B1 ₃ 7 Output TYPE2 50 B1 ₃ 7 Output TYPE2 50 B1 ₄ 8 Output TYPE2 49 B1 ₄ 8 Output TYPE2 49 B1 ₆ 11 Output TYPE2 47 B1 ₆ 11 Output TYPE2 48 B1 ₈ 14 Output TYPE2 49 B1 ₈ 14 Output TYPE2 41 B2 ₀ 15 Output TYPE2 42 B2 ₁ 16 Output TYPE2 43 B2 ₁ 16 Output TYPE2 44 B2 ₀ 15 Output TYPE2 45 B1 ₈ 14 Output TYPE2 46 B2 ₂ 18 Output TYPE2 47 B2 ₃ 19 Output TYPE2 48 B2 ₄ 21 Output TYPE2 38 B2 ₅ 22 Output TYPE2 38 B2 ₆ 24 Output TYPE2	64	A1 ₇	44	Input	TYPE1	
61 A2 ₁ 41 Input TYPE1 60 A2 ₂ 39 Input TYPE1 59 A2 ₃ 38 Input TYPE1 58 A2 ₄ 36 Input TYPE1 57 A2 ₅ 35 Input TYPE1 56 A2 ₆ 33 Input TYPE1 55 A2 ₇ 32 Input TYPE1 54 A2 ₈ 30 Input TYPE1 53 B1 ₀ 2 Output TYPE2 51 B1 ₂ 5 Output TYPE2 51 B1 ₂ 5 Output TYPE2 50 B1 ₃ 7 Output TYPE2 50 B1 ₃ 7 Output TYPE2 49 B1 ₄ 8 Output TYPE2 49 B1 ₄ 8 Output TYPE2 47 B1 ₆ 11 Output TYPE2 48 B1 ₇ 13 Output TYPE2 49 B1 ₈ 14 Output TYPE2 41 B2 ₀ 15 Output TYPE2 42 B2 ₂ 18 Output TYPE2 41 B2 ₃ 19 Output TYPE2 40 B2 ₄ 21 Output TYPE2 38 B2 ₅ 22 Output TYPE2 39 B2 ₅ 22 Output TYPE2 38 B2 ₆ 24 Output TYPE2	63		43	Input	TYPE1	
60 A22 39 Input TYPE1 59 A23 38 Input TYPE1 58 A24 36 Input TYPE1 57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 43 B21 16 Output TYPE2 43 B22 18 Output TYPE2 41 B23 1	62	A2 ₀	42	Input	TYPE1	
59 A23 38 Input TYPE1 A2-i 58 A24 36 Input TYPE1 A2-i 57 A25 35 Input TYPE1 A2-i 56 A26 33 Input TYPE1 TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 49 B14 8 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 43 B21 16 Output TYPE2 41 B22 18 Output TYPE2 41 B23 19 Output	61	A2 ₁	41	Input	TYPE1	
58 A24 36 Input TYPE1 A2-i 57 A25 35 Input TYPE1 A2-i 56 A26 33 Input TYPE1 TYPE1 55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 49 B14 8 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 43 B21 16 Output TYPE2 43 B22 18 Output TYPE2 41 B23 19 Output TYPE2 <	60		39	Input	TYPE1	
57 A25 35 Input TYPE1 56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 47 B16 11 Output TYPE2 47 B16 11 Output TYPE2 45 B18 14 Output TYPE2 45 B18 14 Output TYPE2 43 B21 16 Output TYPE2 43 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 38 B26 <t< td=""><td>59</td><td></td><td>38</td><td>Input</td><td>TYPE1</td><td></td></t<>	59		38	Input	TYPE1	
56 A26 33 Input TYPE1 55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 B1-0 48 B15 10 Output TYPE2 B1-0 47 B16 11 Output TYPE2 TYPE2 45 B18 14 Output TYPE2 44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 38 B25 22 Output TYPE2	58		36	Input	TYPE1	A2-in
55 A27 32 Input TYPE1 54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 B1-0 48 B15 10 Output TYPE2 B1-0 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output	57		35	Input	TYPE1	
54 A28 30 Input TYPE1 53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 B1-0 48 B15 10 Output TYPE2 B1-0 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 43 B20 15 Output TYPE2 43 B21 16 Output TYPE2 41 B23 19 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 38 B26 24 Output	56		33	Input	TYPE1	
53 B10 2 Output TYPE2 52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 B1-0 48 B15 10 Output TYPE2 B1-0 47 B16 11 Output TYPE2 TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 43 B20 15 Output TYPE2 43 B21 16 Output TYPE2 41 B23 19 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 38 B26 24 Output TYPE2	55		32	Input	TYPE1	
52 B11 4 Output TYPE2 51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 B1-0 48 B15 10 Output TYPE2 B1-0 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 43 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	54	A2 ₈	30	Input	TYPE1	
51 B12 5 Output TYPE2 50 B13 7 Output TYPE2 49 B14 8 Output TYPE2 B1-0 48 B15 10 Output TYPE2 B1-0 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	53		2	Output	TYPE2	
50 B13 7 Output TYPE2 B1-0 49 B14 8 Output TYPE2 B1-0 48 B15 10 Output TYPE2 B1-0 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	52		4	Output	TYPE2	
49 B14 8 Output TYPE2 B1-o 48 B15 10 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 B2-o 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	51		5	Output		
48 B15 10 Output TYPE2 47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	50		7	Output	TYPE2	
47 B16 11 Output TYPE2 46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 B2-0 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	49	B1 ₄	8	Output	TYPE2	B1-out
46 B17 13 Output TYPE2 45 B18 14 Output TYPE2 44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 B2-0 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	48	-	10	Output	TYPE2	
45 B1 ₈ 14 Output TYPE2 44 B2 ₀ 15 Output TYPE2 43 B2 ₁ 16 Output TYPE2 42 B2 ₂ 18 Output TYPE2 41 B2 ₃ 19 Output TYPE2 40 B2 ₄ 21 Output TYPE2 39 B2 ₅ 22 Output TYPE2 38 B2 ₆ 24 Output TYPE2	47		11	Output	TYPE2	
44 B20 15 Output TYPE2 43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 B2-o 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	46		13	Output	TYPE2	
43 B21 16 Output TYPE2 42 B22 18 Output TYPE2 41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 B2-o 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	45		14	Output	TYPE2	
42 B2 ₂ 18 Output TYPE2 41 B2 ₃ 19 Output TYPE2 40 B2 ₄ 21 Output TYPE2 B2-0 39 B2 ₅ 22 Output TYPE2 38 B2 ₆ 24 Output TYPE2			15	Output		
41 B23 19 Output TYPE2 40 B24 21 Output TYPE2 B2-o 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	43	'	16	Output	TYPE2	
40 B24 21 Output TYPE2 B2-o 39 B25 22 Output TYPE2 38 B26 24 Output TYPE2	42		18	Output		
39 B2 ₅ 22 Output TYPE2 38 B2 ₆ 24 Output TYPE2	41		19	Output	TYPE2	
38 B2 ₆ 24 Output TYPE2	40		21	Output	TYPE2	B2-out
	39		22	Output	TYPE2	
1I_ I I I I I I I	38		24	Output		
	37	B2 ₇	25	Output	TYPE2	
36 B2 ₈ 27 Output TYPE2	36	B2 ₈	27	Output	TYPE2	

е	r Definition Index							
	Bit No.	Pin Name	Pin No.	Pin Type	Scan C	ell Type		
	35	B1 ₀	2	Input	TYPE1			
	34	B1 ₁	4	Input	TYPE1			
	33	B1 ₂	5	Input	TYPE1			
	32	B1 ₃	7	Input	TYPE1			
	31	B1 ₄	8	Input	TYPE1	B1-in		
	30	B1 ₅	10	Input	TYPE1			
	29	B1 ₆	11	Input	TYPE1			
	28	B1 ₇	13	Input	TYPE1			
	27	B1 ₈	14	Input	TYPE1			
	26	B2 ₀	15	Input	TYPE1			
	25	B2 ₁	16	Input	TYPE1			
	24	B2 ₂	18	Input	TYPE1			
	23	B2 ₃	19	Input	TYPE1			
	22	B2 ₄	21	Input	TYPE1	B2-in		
	21	B2 ₅	22	Input	TYPE1			
	20	· ·	24	Input	TYPE1			
	19	B2 ₇	25	Input	TYPE1			
	18	Ü	27	Input	TYPE1			
	17	A1 ₀	55	Output	TYPE2			
	16		53	Output	TYPE2			
	15	2	52	Output	TYPE2			
	14	A1 ₃	50	Output	TYPE2			
	13	A1 ₄	49	Output	TYPE2	A1-out		
	12	5	47	Output	TYPE2			
	11	A1 ₆	46	Output	TYPE2			
	10	,	44	Output	TYPE2			
	9	A1 ₈	43	Output	TYPE2			
	8	A2 ₀	42	Output	TYPE2			
	7	A2 ₁	41	Output	TYPE2			
	6	A2 ₂	39	Output	TYPE2			
	5	A2 ₃	38	Output	TYPE2			
	4	A2 ₄	36	Output	TYPE2	A2-out		
	3	A2 ₅	35	Output	TYPE2			
	2	A2 ₆	33	Output	TYPE2			
	1	A2 ₇	32	Output	TYPE2			
	0	A2 ₈	30	Output	TYPE2			

SCAN ABT Live Insertion and Power Cycling Characteristics

SCAN ABT is intended to serve in Live Insertion backplane applications. It provides 2nd Level Isolation which indicates that while external circuitry to control the output enable pin is unnecessary, there may be a need to implement differential length backplane connector pins for $V_{\rm CC}$ and GND. As well, pre-bias circuitry for backplane pins may be necessary to avoid capacitive loading effects during live insertion.

SCAN ABT provides control of output enable pins during power cycling via the circuit in Figure 1. It essentially controls the \overline{G}_n pin until V_{CC} reaches a known level.


During power-up, when V_{CC} ramps through the 0.0V to 0.7V range, all internal device circuitry is inactive, leaving output and I/O pins of the device in high impedance. From approximately 0.8V to 1.8V V_{CC} , the Power-On-Reset circuitry, (POR), in Figure 1 becomes active and maintains device high impedance mode. The POR does this by providing a low from its output that resets the flip-flop The output, \overline{Q} , of the flip-flop then goes high and disables the NOR gate from an incidental low input on the \overline{G}_n pin. After 1.8V V_{CC} , the POR circuitry becomes inactive and ceases to

control the flip-flop. To bring the device out of high impedance, the \overline{G}_n input must receive an inactive-to-active transition, a high-to-low transition on \overline{G}_n in this case to change the state of the flip-flop. With a low on the \overline{Q} output of the flip-flop, the NOR gate is free to allow propagation of a \overline{G}_n signal.

During power-down, the Power-On-Reset circuitry will become active and reset the flip-flop at approximately 1.8V V $_{CC}$. Again, the \overline{Q} output of the flip-flop returns to a high and disables the NOR gate from inputs from the \overline{G}_n pin. The device will then remain in high impedance for the remaining ramp down from 1.8V to 0.0V V $_{CC}$.

Some suggestions to help the designer with live insertion issues:

The description of the functionality of the Power-On-Reset circuitry can best be described in the diagram of Figure 2.



Absolute Maximum Ratings(Note 2)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

-30 mA to +5.0 mA

Junction Temperature under Bias -55° C to $+150^{\circ}$ C V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 3) -0.5V to +7.0V

Input Current (Note 3)
Voltage Applied to Any Output

in the Disabled or

Power-Off State -0.5V to +5.5V in the HIGH State -0.5V to V_{CC}

Current Applied to Output

DC Latchup Source Current -500 mA
Over Voltage Latchup (I/O) 10V

Over Voltage Latchup (I/O) 10V ESD (HBM) Min. 2000V

Recommended Operating Conditions

Note 2: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 3: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

Symbol	Paramet	er	v _{cc}	Min	Тур	Max	Units	Conditions
V _{IH}	Input HIGH Voltage			2.0			V	Recognized HIGH Signal
V _{IL}	Input LOW Voltage					0.8	V	Recognized LOW Signal
V _{CD}	Input Clamp Diode Volta	ige	Min			-1.2	V	I _{IN} = -18 mA
V _{OH}	Output HIGH Voltage		Min	2.5			V	I _{OH} = -3 mA
			Min	2.0			V	$I_{OH} = -32 \text{ mA}$
V _{OL}	Output LOW Voltage		Min			0.8	V	I _{OL} = 15 mA
I _{IH}	Input HIGH Current	A II O II	Max			5	μΑ	V _{IN} = 2.7V (Note 4)
		All Others	Max			5	μА	$V_{IN} = V_{CC}$
		TMS, TDI	Max			5	μΑ	$V_{IN} = V_{CC}$
I _{BVI}	Input HIGH Current Brea	akdown Test	Max			7	μА	V _{IN} = 7.0V
I _{BVIT}	Input HIGH Current Brea	akdown Test (I/O)	Max			100	μА	V _{IN} = 5.5V
I _{IL}	Input LOW Current	411.011	Max			-5	μΑ	V _{IN} = 0.5V (Note 4)
		All Others	Max			-5	μА	$V_{IN} = 0.0V$
		TMS, TDI	Max			-385	μА	V _{IN} = 0.0V
V _{ID}	Input Leakage Test		0.0	4.75			V	I _{ID} = 1.9 μA
								All Other Pins Grounded
I _{IH} + I _{OZH}	Output Leakage Current		Max			50	μА	V _{OUT} = 2.7V
I _{IL} + I _{OZL}	Output Leakage Current		Max			-50	μΑ	V _{OUT} = 0.5V
I _{OZH}	Output Leakage Current		Max			50	μΑ	V _{OUT} = 2.7V
I _{OZL}	Output Leakage Current		Max			-50	μΑ	V _{OUT} = 0.5V
Ios	Output Short-Circuit Cur	rent	Max	-100		-275	mA	V _{OUT} = 0.0V
I _{CEX}	Output HIGH Leakage C	Current	Max			50	μΑ	$V_{OUT} = V_{CC}$
I _{ZZ}	Bus Drainage Test		0.0			100	μΑ	V _{OUT} = 5.5V, All Others GND
Іссн	Power Supply Current		Max			250	μΑ	$V_{OUT} = V_{CC}$; TDI, TMS = V_{CC}
		Ī	Max			1.0	mA	$V_{OUT} = V_{CC}$; TDI, TMS = GND
I _{CCL}	Power Supply Current		Max				mA	$V_{OUT} = LOW$; TDI, TMS = V_{CC}
			Max			65.8	mA	V _{OUT} = LOW; TDI, TMS = GND
I _{CCZ}	Power Supply Current		Max			250	μΑ	TDI, TMS = V _{CC}
		Ī	Max			1.0	mA	TDI, TMS = GND
I _{CCT}	Additional I _{CC} /Input							
		All Other Inputs	Max			2.9	mA	$V_{IN} = V_{CC} - 2.1V$
		TDI, TMS inputs	Max			3	mA	$V_{IN} = V_{CC} - 2.1V$
I _{CCD}	Dynamic I _{CC}	No Load	Max			0.2	mA/	Outputs Open
							MHz	One Bit Toggling, 50% Duty Cycle

AC Electrical Characteristics

Normal Operation:

		v _{cc}	T _A	= -40°C to +8	5°C	
Symbol	Parameter	(V)		$C_L = 50 \text{ pF}$		Units
		(Note 5)	Min	Тур	Max	
t _{PLH}	Propagation Delay	5.0	1.0	3.1	5.2	
t _{PHL}	A to B, B to A	5.0	1.5	4.4	6.5	ns
t _{PLZ}	Disable Time	5.0	1.5	4.8	8.6	ns
t _{PHZ}		3.0	1.5	5.2	8.9	115
t _{PZL}	Enable Time	5.0	1.5	5.5	9.1	ns
t _{PZH}		5.0	1.5	4.6	8.2	115

Note 5: Voltage Range 5.0V ± 0.5V

AC Electrical Characteristics

Scan Test Operation

		V _{CC}	TA	Units		
Symbol	Parameter	(V)				
		(Note 6)	Min	Тур	Max	İ
t _{PLH}	Propagation Delay	5.0	2.9	6.1	10.2	
t _{PHL}	TCK to TDO	5.0	4.2	7.7	12.1	ns
t _{PLZ}	Disable Time	5.0	2.1	5.9	10.7	ns
t _{PHZ}	TCK to TDO	3.0	3.3	7.4	12.5	113
t _{PZL}	Enable Time	5.0	4.6	8.7	13.7	ns
t _{PZH}	TCK to TDO	3.0	2.8	6.8	11.5	115
t _{PLH}	Propagation Delay	5.0	2.8	6.3	10.7	ns
t _{PHL}	TCK to Data Out during Update-DR State		4.5	8.2	13.0	115
t _{PLH}	Propagation Delay	5.0	3.3	7.2	12.2	ns
t _{PHL}	TCK to Data Out during Update-IR State	5.0	5.0	9.3	14.8	115
t _{PLH}	Propagation Delay	5.0	3.7	8.4	14.0	ns
t _{PHL}	TCK to Data Out during Test Logic Reset State		5.7	10.8	17.2	115
t _{PLZ}	Disable Time	5.0	2.8	7.6	13.9	ns
t _{PHZ}	TCK to Data Out during Update-DR State	5.0	3.5	8.4	14.5	115
t _{PLZ}	Disable Time	5.0	3.6	8.7	15.1	ns
t _{PHZ}	TCK to Data Out during Update-IR State	5.0	3.8	9.2	15.9	115
t _{PLZ}	Disable Time	5.0	4.0	9.8	17.1	ns
t _{PHZ}	TCK to Data Out during Test Logic Reset State	3.0	4.2	9.9	16.6	115
t _{PZL}	Enable Time	5.0	4.4	9.3	15.5	ns
t _{PZH}	TCK to Data Out during Update-DR State	5.0	3.0	7.5	13.3	113
t _{PZL}	Enable Time	5.0	5.2	10.7	17.4	ns
t _{PZH}	TCK to Data Out during Update-IR State	3.0	3.9	9.0	15.4	115
t _{PZL}	Enable Time	5.0	5.7	12.0	19.8	ns
t _{PZH}	TCK to Data Out during Test Logic Reset State	3.0	3.0	10.2	17.6	113

Note 6: Voltage Range $5.0V \pm 0.5V$

Note: All Propagation Delays involving TCK are measured from the falling edge of TCK.

AC Operating Requirements

Scan Test Operation

·		v _{cc}	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	
Symbol	Parameter	(V)	C _L = 50 pF	Units
		(Note 7)	Guaranteed Minimum	
t _S	Setup Time	5.0	4.8	ns
	Data to TCK (Note 8)	3.0	4.0	115
t _H	Hold Time	5.0	2.5	ns
	Data to TCK (Note 8)	0.0	2.0	110
t _S	Setup Time, H or L	5.0	4.1	ns
	G1, G2 to TCK (Note 9)	0.0	79.1	110
t _H	Hold Time, H or L	5.0	1.7	ns
	TCK to G1, G2 (Note 9)	0.0	117	110
t _S	Setup Time, H or L	5.0	4.2	ns
	DIR1, DIR2 to TCK (Note 10)	0.0	7.2	110
t _H	Hold Time, H or L	5.0	2.3	ns
	TCK to DIR1, DIR2 (Note 10)	0.0	2.0	110
t _S	Setup Time	5.0	3.8	ns
	Internal OE to TCK (Note 11)	0.0	0.0	110
t _H	Hold Time, H or L	5.0	23	ns
	TCK to Internal OE (Note 10)	0.0	2.0	110
t _S	Setup Time, H or L	5.0	8.7	ns
	TMS to TCK	0.0	0.7	110
t _H	Hold Time, H or L	5.0	3.8 2.3 8.7 1.5	ns
	TCK to TMS	3.0	1.5	113
t _S	Setup Time, H or L	5.0	6.7	ns
	TDI to TCK	0.0	0.7	110
t _H	Hold Time, H or L	5.0	5.0	ns
	TCK to TDI	0.0	0.0	110
t _W	Pulse Width TCK:	5.0	10.2	ns
	L	3.0	8.5	113
f _{MAX}	Maximum TCK	5.0	50	MHz
	Clock Frequency	3.0	30	IVII IZ
t _{PU}	Wait Time,	5.0	100	ns
	Power Up to TCK	5.0	100	115
t _{DN}	Power Down Delay	0.0	100	ms

Note 7: Voltage Range 5.0V ± 0.5V

Note 8: Timing pertains to the TYPE1 BSR and TYPE2 BSR after the buffer (BSR 0-8, 9-17, 18-26, 27-35, 36-44, 45-53, 54-62, 63-71).

Note 9: Timing pertains to BSR 74 and 78 only.

Note 10: Timing pertains to BSR 75 and 79 only.


Note 11: Timing pertains to BSR 72, 73, 76 and 77 only.


Note: All Input Timing Delays involving TCK are measured from the rising edge of TCK.

Capacitance

Symbol	Parameter	Тур	Units	Conditions, T _A = 25°C
C _{IN}	Input Capacitance	5.9	pF	$V_{CC} = 0.0V (\overline{G}_n, DIR_n)$
C _{I/O} (Note 12)	Output Capacitance	13.7	pF	$V_{CC} = 5.0V (A_n, B_n)$

Note 12: C_{I/O} is measured at frequency f = 1 MHz, per MIL-STD-883B, Method 3012.





56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD56

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com