November 1998

National Semiconductor

54AC161 • 54ACT161 Synchronous Presettable Binary Counter

General Description

The 'AC/'ACT161 are high-speed synchronous modulo-16 binary counters. They are synchronously presettable for application in programmable dividers and have two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The 'AC/ 'ACT161 has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW.

- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 125 MHz
- Outputs source/sink 24 mA
- ACT161 has TTL-compatible inputs
- Standard Microcircuit Drawing (SMD)
 - 'AC161: 5962-89561
 - 'ACT161: 5962-91722

Features

■ I_{CC} reduced by 50%

PF

CET

CEP

CP P₀

P₁

Ρ2

P₂



М1 M2

G3

G4 > C5/2, 3, 4**+**

1,5D (1)

(2)

(4)

(8)

3CT=15

- TC

Q

Q1

Q₂

Q3 DS100274-2



54AC161 • 54ACT161 Synchronous Presettable Binary Counter

TRI-STATE[®] is a registered trademark of National Semiconductor Corporation. FACT[™] is a trademark of Fairchild Semiconductor Corporation.

www.national.com

© 1998 National Semiconductor Corporation DS100274

Connection Diagrams



Functional Description

The 'AC/'ACT161 count in modulo-16 binary sequence. From state 15 (HHHH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the '161) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset, parallel load, count-up and hold. Five control inputs - Master Reset, Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET) - determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits counting.

DS100274-4

The 'AC/ACT161 use D-type edge-triggered flip-flops and changing the $\overrightarrow{\text{PE}}$, CEP and CET inputs when the CP is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of CP, are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 15. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways.

Figure 1 shows the connections for simple ripple carry, in which the clock period must be longer than the CP to \overline{TC} delay of the first stage, plus the cumulative \overline{CET} to \overline{TC} delays of the intermediate stages, plus the CET to CP setup time of the last stage. This total delay plus setup time sets the upper limit on clock frequency. For faster clock rates, the carry lookahead connections shown in Figure 2 are recommended. In this scheme the ripple delay through the intermediate stages commences with the same clock that causes the first stage to tick over from max to min in the Up mode, or min to max in the Down mode, to start its final cycle. Since this final cycle requires 16 clocks to complete, there is plenty of time for the ripple to progress through the intermediate stages. The critical timing that limits the clock period is the CP to $\overline{\text{TC}}$ delay of the first stage plus the CEP to CP setup time of the last stage. The $\overline{\text{TC}}$ output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, registers or counters.

Logic Equations: Count Enable = CEP • CET • \overline{PE} TC = Q₀ • Q₁ • Q₂ • Q₃ • CET

Mode Select Table

PE	CET	CEP	Action on the Rising
			Clock Edge (-⁄~)
Х	Х	Х	Reset (Clear)
L	Х	Х	Load (P _n →Q _n)
н	Н	н	Count (Increment)
н	L	Х	No Change (Hold)
н	Х	L	No Change (Hold)

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

State Diagram







www.national.com

4

Absolute Maximum Ratings (Note 1)

Supply Voltage (V_{CC})

 $V_{I} = V_{CC} + 0.5V$

DC Input Voltage (V_I)

 $V_{\rm O} = V_{\rm CC} + 0.5V$

DC Output Voltage (V_O)

DC V_{CC} or Ground Current per Output Pin (I_{CC} or I_{GND})

Storage Temperature (T_{STG})

Junction Temperature (T_J)

 $V_{1} = -0.5V$

 $V_{\rm O}$ = -0.5V

DC Output Source or Sink Current (I_O)

CDIP

DC Input Diode Current (I_{IK})

DC Output Diode Current (I_{OK})

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Recommended Operating Conditions

cifications.	Supply Voltage (V _{CC})	
-0.5V to +7.0V	'AC	2.0V to 6.0V
-0.57 10 +7.07	'ACT	4.5V to 5.5V
–20 mA	Input Voltage (V _I)	0V to V_{CC}
-20 mA +20 mA	Output Voltage (V _O)	0V to V_{CC}
-0.5V to V _{CC} + 0.5V	Operating Temperature (T _A)	
-0.5 10 V _{CC} + 0.5V	54AC/ACT	–55°C to +125°C
-20 mA +20 mA -0.5V to V _{CC} + 0.5V ±50 mA		125 mV/ns
±50 mA –65°C to +150°C 175°C	V _{IN} from 0.8V to 2.0V V _{CC} @ 4.5V, 5.5V Note 1: Absolute maximum ratings are those val to the device may occur. The databook specificat exception, to ensure that the system design is rel temperature, and output/input loading variables. mend operation of FACT™ circuits outside datab	ions should be met, without iable over its power supply, National does not recom-

DC Characteristics for 'AC Family Devices

			54AC			
Symbol	Parameter	V _{cc}	T _A =	Units	Conditions	
		(V)	-55°C to +125°C			
			Guaranteed Limits			
VIH	Minimum High Level	3.0	2.1		V _{OUT} = 0.1V	
	Input Voltage	4.5	3.15	V	or $V_{CC} - 0.1V$	
		5.5	3.85			
VIL	Maximum Low Level	3.0	0.9		$V_{OUT} = 0.1V$	
	Input Voltage	4.5	1.35	V	or V _{CC} – 0.1V	
		5.5	1.65			
V _{он}	Minimum High Level	3.0	2.9		I _{OUT} = -50 μA	
	Output Voltage	4.5	4.4	V		
		5.5	5.4			
					(Note 2) V _{IN} = V _{II} or V _{IH}	
		3.0	2.4		$I_{OH} = -12 \text{ mA}$	
		4.5	3.7	V	I _{OH} = -24 mA	
		5.5	4.7		I _{OH} = -24 mA	
V _{OL}	Maximum Low Level	3.0	0.1		Ι _{ΟUT} = 50 μΑ	
	Output Voltage	4.5	0.1	V		
		5.5	0.1			
					(Note 2) V _{IN} = V _{IL} or V _{IH}	
		3.0	0.5		I _{OL} = 12 mA	
		4.5	0.5	V	I _{OL} = 24 mA	
		5.5	0.5		I _{OL} = 24 mA	
I _{IN}	Maximum Input	5.5	±1.0	μA	$V_{I} = V_{CC}, GND$	
	Leakage Current					
I _{OLD}	Minimum Dynamic	5.5	50	mA	V _{OLD} = 1.65V Max	
I _{OHD}	Output Current (Note 3)	5.5	-50	mA	V _{OHD} = 3.85V Min	
I _{cc}	Maximum Quiescent	5.5	160	μA	$V_{IN} = V_{CC}$	

DC Characteristics for 'AC Family Devices (Continued)							
Symbol	Parameter	V _{cc} (V)	54AC T _A = -55°C to +125°C	Units	Conditions		
			Guaranteed Limits				
	Supply Current				or GND		

Note 2: All outputs loaded; thresholds on input associated with output under test.

Note 3: Maximum test duration 2.0 ms, one output loaded at a time.

Note 4: I_{IN} and I_{CC} @ 3.0V are guaranteed to be less than or equal to the respective limit @ 5.5V V_{CC}.

I_{CC} for 54AC @ 25°C is identical to 74AC @ 25°C.

.

DC Characteristics for 'ACT Family Devices

	Parameter		54ACT		
Symbol		V _{cc}	T _A =	Units	Conditions
		(V)	–55°C to +125°C		
			Guaranteed Limits		
V _{IH}	Minimum High Level	4.5	3.0	V	V _{OUT} = 0.1V
	Input Voltage (Note 7)	5.5	3.0		or V _{CC} – 0.1V
V _{IL}	Maximum Low Level	4.5	0.8	V	V _{OUT} = 0.1V
	Input Voltage	5.5	0.8		or V _{CC} – 0.1V
V _{OH}	Minimum High Level	4.5	4.4	V	I _{OUT} = -50 μA
	Output Voltage	5.5	5.4		
					(Note 5) V _{IN} = V _{IL} or 3.0V
		4.5	3.70	V	I _{OH} = -24 mA
		5.5	4.70		I _{OH} = -24 mA
V _{OL}	Maximum Low Level	4.5	0.1	V	I _{OUT} = 50 μA
	Output Voltage	5.5	0.1		
					(Note 5) V _{IN} = V _{IL} or V _{IH}
		4.5	0.50	V	I _{OL} = 24 mA
		5.5	0.50		I _{OL} = 24 mA
I _{IN}	Maximum Input Leakage Current	5.5	±1.0	μΑ	$V_{I} = V_{CC}, GND$
I _{CCT}	Maximum	5.5	1.6	mA	$V_{I} = V_{CC} - 2.1V$
	I _{CC} /Input		50	•	
I _{OLD}	Minimum Dynamic Output Current (Note 6)	5.5	50	mA	$V_{OLD} = 1.65V \text{ Max}$
I _{онр}	,	5.5	-50	mA	V _{OHD} = 3.85V Min
I _{cc}	Maximum Quiescent Supply Current	5.5	160	μA	$V_{IN} = V_{CC}$ or GND

Note 5: All outputs loaded; thresholds on input associated with output under test.

Note 6: Maximum test duration 2.0 ms, one output loaded at a time.

Note 7: For dynamic operation, a V_{IH} level between 2.0 and 3.0V may be recognized by this device as a high logic level input. For static operation, a V_{IH} \ge 2.0V will be recognized by this device as a high logic level input. Users are cautioned to verify that this will not affect their system.

			54	AC		
		V _{cc}	T _A =	–55°C		Fig.
Symbol	Parameter	(V)		125°C	Units	No.
		(Note 8)	C _L =	50 pF		
			Min	Max		
f _{max}	Maximum Count	3.3	55		MHz	
	Frequency	5.0	80			
t _{PLH}	Propagation Delay CP to Q _n	3.3	1.0	14.0	ns	
	(PE Input HIGH or LOW)	5.0	1.0	10.0		
t _{PHL}	Propagation Delay CP to Q _n	3.3	1.0	14.0	ns	
	(PE Input HIGH or LOW)	5.0	1.0	10.0		
t _{PLH}	Propagation Delay	3.3	3.0	18.0	ns	
	CP to TC	5.0	3.0	13.0		
t _{PHL}	Propagation Delay	3.3	1.0	17.5	ns	
	CP to TC	5.0	1.0	13.0		
t _{PLH}	Propagation Delay	3.3	1.0	13.0	ns	
	CET to TC	5.0	1.0	8.5		
t _{PHL}	Propagation Delay	3.3	1.0	13.5	ns	
	CET to TC	5.0	1.0	10.5		
t _{PHL}	Propagation Delay	3.3	1.0	14.5	ns	
	MR to Q _n	5.0	1.0	10.5		
t _{PHL}	Propagation Delay	3.3	1.0	18.5	ns	
	MR to TC	5.0	1.0	14.0		

Note 8: Voltage Range 3.3 is 3.3V \pm 0.3V Range 5.0 is 5.0V \pm 0.5V

AC Operating Requirements

			54AC		
		V _{cc}	T _A = -55°C		Fig.
Symbol	Parameter	(V)	to +125°C	Units	No.
		(Note 9)	C _∟ = 50 pF		
			Guaranteed Minimum		
t _s	Setup Time, HIGH or LOW	3.3	16.0	ns	
	P _n to CP	5.0	10.5		
t _h	Hold Time, HIGH or LOW	3.3	0.5	ns	
	P _n to CP	5.0	1.5		
t _s	Setup Time, HIGH or LOW	3.3	15.0	ns	
	PE to CP	5.0	10.5		
t _h	Hold Time, HIGH or LOW	3.3	-1.0	ns	
	PE to CP	5.0	0.0		
t _s	Setup Time, HIGH or LOW	3.3	7.5	ns	
	CEP or CET to CP	5.0	5.5		
t _h	Hold Time, HIGH or LOW	3.3	2.0	ns	
	CEP or CET to CP	5.0	2.0		
t _w	Clock Pulse Width	3.3	5.0	ns	
	(Load) HIGH or LOW	5.0	5.0		
t _w	Clock Pulse Width	3.3	5.0	ns	
	(Count) HIGH or LOW	5.0	5.0		
t _w	MR Pulse Width,	3.3	5.0	ns	
	LOW	5.0	5.0		

AC Operating Requirements (Continued)

Symbol	Parameter	V _{cc} (V) (Note 9)	$54AC$ $T_{A} = -55^{\circ}C$ $to +125^{\circ}C$ $C_{L} = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
t _{rec}	Recovery Time		1.5	ns	
100	MR to CP		2.0		

Note 9: Voltage Range 3.3 is 3.3V ±0.3V Voltage Range 5.0 is 5.0V ±0.5V

.

AC Electrical Characteristics

Symbol	Parameter	V _{cc} (V) (Note 10)	54ACT T _A = -55°C to +125°C C ₁ = 50 pF		Units	Fig. No.
			Min	Max	7	
f _{max}	Maximum Count Frequency	5.0	85		MHz	
t _{PLH}	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	5.0	1.0	10.5	ns	
t _{PHL}	Propagation Delay CP to Q _n (PE Input HIGH or LOW)	5.0	1.0	10.5	ns	
t _{PLH}	Propagation Delay CP to TC	5.0	1.0	14.0	ns	
t _{PHL}	Propagation Delay CP to TC	5.0	1.0	12.5	ns	
t _{PLH}	Propagation Delay CET to TC	5.0	1.0	9.5	ns	
t _{PHL}	Propagation Delay CET to TC	5.0	1.0	9.5	ns	
t _{PHL}	Propagation Delay MR to Q _n	5.0	1.0	10.0	ns	
t _{PHL}	Propagation Delay MR to TC	5.0	1.0	11.5	ns	

Note 10: Voltage Range 5.0 is 5.0V ±0.5V

AC Operating Requirements

Symbol	Parameter	V _{cc} (V) (Note 11)	$54ACT$ $T_{A} = -55°C$ $to +125°C$ $C_{L} = 50 \text{ pF}$ Guaranteed Minimum	Units	Fig. No.
t _s	Setup Time, HIGH or LOW	5.0	13.0	ns	
	P _n to CP				
t _h	Hold Time, HIGH or LOW	5.0	0	ns	
	P _n to CP				
t _s	Setup Time, HIGH or LOW	5.0	11.0	ns	
	PE to CP				

			54ACT		
		V _{cc}	T _A = -55°C	1	Fig.
Symbol	Parameter	(V)	to +125°C	Units	No.
		(Note	С _L = 50 рF		
		11)			
			Guaranteed Minimum		
t _h	Hold Time, HIGH or LOW	5.0	0	ns	
	PE to CP				
t _s	Setup Time, HIGH or LOW	5.0	7.0	ns	
	CEP or CET to CP				
t _h	Hold Time, HIGH or LOW	5.0	0.5	ns	
	CEP or CET to CP				
t _w	Clock Pulse Width,	5.0	5.0	ns	
	(Load) HIGH or LOW				
t _w	Clock Pulse Width,	5.0	5.0	ns	
	(Count) HIGH or LOW				
t _w	MR Pulse Width, LOW	5.0	6.5	ns	
t _{rec}	Recovery Time	5.0	0.5	ns	
	MR to CP				

Note 11: Voltage Range 5.0 is 5.0V $\pm 0.5V$

Capacitance

· ·

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = OPEN
C _{PD}	Power Dissipation Capacitance	45.0	pF	V _{CC} = 5.0V





National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.