IS43R32800B

8Mx32 256Mb DDR Synchronous DRAM

FEATURES

- VDD/VDDQ=2.5V+0.2V (-5, -6, -75)
- Double data rate architecture; two data transfers per clock cycle
- Bidirectional, data strobe (DQS) is transmitted/ received with data
- Differential clock input (CLK and /CLK)
- DLL aligns DQ and DQS transitions with CLK transitions edges of DQS
- Commands entered on each positive CLK edge;
- Data and data mask referenced to both edges of DQS
- 4 bank operation controlled by BA0, BA1 (Bank Address)
- /CAS latency -2.0/2.5/3.0 (programmable)
- Burst length 2/4/8 (programmable)
- Burst type Sequential/ Interleave (programmable)
- Auto precharge / All bank precharge controlled by A8
- 4096 refresh cycles/ 64ms (4 banks concurrent refresh)
- · Auto refresh and Self refresh
- Row address A0-11/ Column address A0-7, A9-SSTL_2 Interface
- Package 144-ball FBGA
- Available in Industrial Temperature
- Temperature Range: Commercial (0°C to +70°C) Industrial (-40°C to +85°C)

ADDRESS TABLE

_	
Parameter	8M x 32
Configuration	2M x 32 x 4 banks
Bank Address Pins	BA0, BA1
Autoprecharge Pins	A8/AP
Row Addresses	A0 – A11
Column Addresses	A0 – A7, A9
Refresh Count	4096 / 64ms

Copyright © 2006 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

ISSI

PRELIMINARY INFORMATION

MAY 2008

DESCRIPTION:

IS43R32800B is a 4-bank x 2,097,152-word x32bit Double Data Rate Synchronous DRAM, with SSTL_2 interface. All control and address signals are referenced to the rising edge of CLK. Input data is registered on both edges of data strobe, and output data and data strobe are referenced on both edges of CLK. The IS43R32800B achieves very high speed clock rate up to 200 MHz. It is packaged in 144-ball FBGA.

KEY TIMING PARAMETERS

Parameter	-5	-6	-75	Unit
Clk Cycle Time				
CAS Latency = 3	5	6	7.5	ns
CAS Latency = 2.5	5	6	7.5	ns
CAS Latency = 2	7.5	7.5	7.5	ns
Clk Frequency				
CAS Latency = 3	200	167	143	MHz
CAS Latency = 2.5	200	167	143	MHz
CAS Latency = 2	143	143	143	MHz
Access Time from Clock				
CAS Latency = 3	<u>+</u> 0.70	<u>+</u> 0.70	<u>+</u> 0.70	ns
CAS Latency = 2.5	<u>+</u> 0.70	<u>+</u> 0.70	<u>+</u> 0.70	ns
CAS Latency = 2	<u>+</u> 0.75	<u>+</u> 0.75	<u>+</u> 0.70	ns

1





FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION

Package Code: B 144-ball FBGA (Top View) (12.00mm x 12.00mm Body, 0.8mm Ball Pitch

	1	2	3	4	5	6	7	8	9	10	11	12
А	DQS0	DM0	VSSQ	DQ 3	DQ 2	DQ 0	DQ 31	DQ 29	DQ 28	VSSQ	DM3	DQS3
В	DQ4	VDDQ	NC	VDDQ	DQ1	VDDQ	VDDQ	DQ 30	VDDQ	NC	VDDQ	DQ 27
С	DQ 6	DQ 5	VSSQ	VSSQ	VSSQ	VD D	VD D	VSSQ	VSSQ	VSSQ	DQ 26	DQ 25
D	DQ 7	VDDQ	VD D	VSS	VSSQ	VSS	VSS	VSSQ	VSS	VD D	VDDQ	DQ 24
E	DQ 17	DQ 16	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ 15	DQ 14
F	DQ 19	DQ 18	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ 13	DQ 12
G	DQS2	DM2	NC	VSSQ	VSS	VSS	VSS	VSS	VSSQ	NC	DM1	DQS1
н	DQ 21	DQ 20	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ 11	DQ 10
J	DQ 22	DQ 23	VDDQ	VSSQ	VSS	VSS	VSS	VSS	VSSQ	VDDQ	DQ 9	DQ 8
К	/CAS	/WE	VD D	VSS	A10	VD D	VD D	NC	VSS	VD D	NC	NC
L	/R AS	NC	NC	BA 1	A2	A11	A9	A5	NC	CL K	/CLK	NC
М	/CS	NC	BA 0	A0	A1	A3	A4	A6	A7	A8/AP	CK E	VREF

PIN DESCRIPTIONS

CLK, /CLK	: Master Clock	A0-11	: Address Input
CKE	: Clock Enable	BA 0,1	: Bank Address Input
/CS	: Chip Select	VDD	: Power Supply
/RAS	: Row Address Strobe	VDDQ	: Power Supply for Output
/CAS	: Column A ddress Strobe	Vs s	: Ground
/WE	: Write Enab le	VssQ	: Ground for Output
DQ 0-31	: Data I/O	DQ S0-3	: Data Strobe
DM 0-3	: Write Mask	Vref	: Reference Voltage



PIN FUNCTIONS

SYMBOL	TYPE	DESCRIPTION					
CL K, /CLK	Input	Clock: CLK and/CLK are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CLK and negative edge of /CLK. Output (read) data is referenced to the crossings of CLK and/CLK (both directions of crossing).					
CK E	l nput	Clock Enable: CK E controls internal clock. When CKE is low, internal clock for the following cycle is ceased. CKE is also used to select auto/ self refresh. After self refresh mode is started, CK E becomes asynchronous input. Self refresh is maintained as long as CK E is low.					
/CS	Input	Chip Select: When /CS is high, any command means No Operation.					
/RAS,/CAS,/WE	Input	Combination of /RA S, /CAS, /WE defines basic commands.					
A0-11	Input	A0-11 specify the Row / Column Address in conjunction with BA0,1. The Row Address is specified by A0-11. The Column Address is specified by A0-7,A9. A8 is also used to indicate precharge option. When A8 is high at a read / write command, an auto precharge is performed. When A8 is high at a precharge command, all banks are precharged.					
BA 0,1	Input	Bank Address: BA 0,1 specifies one of four banks to which a command is applied. BA 0,1 must be set with ACT, PRE, READ, WR IT E commands.					
DQ0-31	Input / Output	Data Input/Output Data bus					
DQS0- 3	In put / Output	Data Strobe: O utputwith read data, inputwith write data. E dge-aligned with read data, centered in write data. U sed to capture write data. DQS 0 for DQ0 - DQ7, DQS 1 for DQ8 - DQ15, DQS2 for DQ16 - DQ23, DQS3 for DQ24 - DQ31.					
DM0- 3	Input	In put Data Mask: DM is an inputmask signal for write data. I nput data is masked when DM is sampled HIG H along with that input data during a WR IT E access. DM is sampled on both edges of DQS. Al though DM pins are input only, the DM loading matches the DQ and DQS loading. DM0 for DQ0 - DQ7, DM1 for DQ8 - DQ15, DM2 for DQ16 - DQ23, DM3 for DQ24 - DQ31.					
VDD, Vs s	Power Supply	Power Supply for the memory array and peripheral circuitry.					
Vddq , Vssq	Power Suppy	VDDQ and VssQ are suppled to the Output Buffers only.					
Vref	Input	SST L_2 reference voltage					



FUNCTIONAL DESCRIPTION

ISSI's 256-Mbit DDR SDRAM provides basic functions, bank (row) activate, burst read / write, bank (row) precharge and auto / self refresh. E ach command is defined by control signals of /RA S, /CAS and /WE at CLK rising edge. In addition to 3 signals, /CS ,CKE and A8 are used as chip select, refresh option, and prechargeoption, respectively. To know the detailed definition of commands, please see the command truth table.



Activate (ACT) [/RA S =L, /CAS =/WE =H]

ACT command activates a row in an idle bank indicated by BA.

Read (R EAD) [/RAS =H, /CA S =L, /WE = H]

RE AD command starts burst read from the active bank indicated by BA. First output data appears after /CAS latency. When A8 =H at this command, the bank is deactivated after the burst read (auto-precharge READ A)

Write (WRITE) [/RA S =H, /CAS =/WE =L]

WR IT E command starts burst write to the active bank indicated by BA. Total data length to be written is set by burst length. When A8 =H at this command, the bank is deactivated after the burst write (auto-precharge, WRITEA)

Precharge (PRE) [/RAS =L, /CAS=H, /WE=L]

PRE command deactivates the active bank indicated by BA. This command also terminates burst read /write operation. When A8 =H at this command, all banks are deactivated (precharge all, PREA).

Auto-Ref resh (REFA) [/RAS =/CA S =L, /WE = CK E = H]

RE FA command starts auto-refresh cycle. R efresh address including bank address are generated internally. A fter this command, the banks are precharged automatically.



COMMAND TRUTH TABLE

COMMAND	MNEMONIC	CKE n-1	CKE n	/CS	/RAS	/CAS	WE	BA0,1	A8 /AP	A0-7, A9-11	note
Deselect	DESEL	Н	Х	Н	Х	Х	Х	Х	Х	Х	
No Operation	NOP	Н	Х	L	Н	Н	Н	х	Х	Х	
Row Address Entry & Bank Activate	ACT	Н	Н	L	L	Н	Н	V	V	V	
Single Bank Precharge	PRE	Н	Н	L	L	Н	L	V	L	х	
Precharge All Banks	PREA	Н	Н	L	L	Н	L	x	Н	х	
Cdumn Address Entry & Write	WRITE	Н	Н	L	Н	L	L	V	L	V	
Cdumn Address Entry & Write with Auto-Precharge	WRITEA	Н	Η	L	Н	L	L	v	Н	V	
Column Address Entry & Read	READ	Н	Н	L	н	L	Н	v	L	v	
Cdumn Address Entry & Read with Auto-Precharge	READA	Н	Н	L	Н	L	Н	V	Н	V	
Auto-Refresh	REFA	Н	Н	L	L	L	н	Х	Х	Х	
Self-Refresh Entry	REFS	Н	L	L	L	L	Н	Х	Х	Х	
	DEFOX	L	Н	Н	Х	Х	Х	х	Х	х	
Self-RefreshExit	REFSX	L	Н	L	Н	Н	Н	х	Х	Х	
Burst Terminate	TERM	Н	Н	L	Н	Н	L	х	Х	X	1
ModeRegisterSet	MRS	Н	Н	L	L	L	L	L	L	V	2

H=High Level, L=Low Level, V=Valid, X=Don't Care, n=CLK cycle number

NOTE:

- 1. Applies only to read bursts with autoprecharge disabled; this command is undefined (and should not be used) for read bursts with autoprecharge enabled, and for write bursts.
- 2. BA0-BA1 select either the Base or the Extended Mode Register (BA0 = 0, BA1 = 0 selects Mode Register; BA0=1, BA1 = 0 selects Extended Mode Register; other combinations of BA0-BA1 are reserved; A0-A11 provide the op-code to be written to the selected Mode Register.



FUNCTIONAL TRUTH TABLE

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
IDLE	Н	Х	Х	Х	Х	D ES EL	NOP	
	L	Н	Н	Н	Х	ΝΟΡ	NOP	
	L	Н	Н	L	BA	TERM	ILLE GAL	2
	L	Н	L	Х	ВА , С А, А8	re ad / Write	ILLEGAL	2
	L	L	Н	Н	BA, RA	A CT	Bank Active, Latch RA	
	L	L	Н	L	BA , A 8	PRE / PRE A	N OP	4
	L	L	L	Н	х	R EF A	A uto-Refresh	5
	L	L	L	L	Op-Code, Mode- Add	MR S	Mode Register Set	5
ROW A CT IV E	Н	Х	Х	Х	х	DESEL	N OP	
	L	Н	Н	Н	х	NOP	NOP	
	L	Н	Н	L	BA	TER M	I LLEGA L	
	L	н	L	Н	ВА , С А, А8	RE AD / RE ADA	Begin Read, Latch CA , Determine Auto-Precharge	
	L	н	L	L	BA , C A, A8	WRITE / WRITEA	Begin Write, Latch CA, Determine Auto-Precharge	
	L	L	Н	Н	BA, RA	A CT	Bank Active / ILLEG AL	2
	L	L	Н	L	BA , A 8	PRE / PRE A	Precharge / Precharge All	
	L	L	L	Н	Х	R EF A	I LLE GA L	
	L	L	L	L	Op-Code, Mode- Add	MR S	ILLE GAL	
RE AD(Au to-	Н	Х	Х	Х	Х	D ES EL	NOP (Continue Burst to END)	
Precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)	
Disabled)	L	Н	Н	L	BA	ter m	T erminate Burst	
	L	н	L	Н	BA , C A, A8	RE AD / REA DA	Terminate Burst, Latch CA , Begin New Read, Determine Auto- Precharge	3
	L	Н	L	L	BA , C A, A8	WR IT E / WR ITEA	ILLE GA L	
	L	L	Н	Н	BA , RA	АСТ	Bank Active / ILLE GAL	2
	L	L	Н	L	BA , A 8	PRE / PRE A	T erminate Burst, Precharge	
	L	L	L	Н	Х	REF A	I LLE GAL	
	L	L	L	L	Op-Code, Mode- Add	MR S	ILLEGAL	



FUNCTIONAL TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Addres s	Command	Action	Notes
WR IT E(Auto-	Н	Х	Х	Х	Х	DES EL	NOP (Continue Burst to END)	
Precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)	
Disabled)	L	Н	Н	L	BA	TERM	IL LE GAL	
	L	н	L	Н	ВА , С А, А8	READ / READA	Terminate Burst, LatchCA , Begin Read, Determine Auto-Precharge	3
	L	Н	L	L	BA , C A, A8	WR ITE / WR IT EA	Terminate Burst, LatchCA , Begin Write, Determine Auto-Precharge	3
	L	L	Н	Н	BA, RA	ACT	Bank Active / ILLE GAL	2
	L	L	Н	L	BA , A 8	PRE / PRE A	T erminate Burst, Precharge	
	L	L	L	Н	Х	REF A	I LL EGAL	
	L	L	L	L	Op-Code, Mode- Add	MR S	ILL EGAL	
	Н	Х	Х	Х	Х	DES EL	NOP (Continue Burst to END)	
READ with Auto-Precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)	
Auto-Precharge	L	Н	Н	L	BA	TERM	ILLE GAL	
	L	Н	L	Н	BA , C A, A8	READ / READA	IL LE GAL	
	L	Н	L	L	BA , C A, A8	WRITE / WRITEA	IL LE GAL	
	L	L	Н	Н	BA , R A	ACT	Bank Active / ILLE GAL	2
	L	L	Н	L	BA , A 8	PRE / PRE A	Precharge / ILLEGAL	2
	L	L	L	Н	Х	REF A	ILLEGAL	
	L	L	L	L	Op-Code;Mode- Add	MR S	ILLEGAL	
	Н	Х	Х	Х	Х	DES EL	NOP (Continue Burst to END)	
WRITE with Auto-Precharge	L	Н	Н	Н	Х	NOP	NOP (Continue Burst to END)	
Autorriecharge	L	Н	Н	L	BA	TERM	ILLE GAL	
	L	Н	L	Н	ВА , С А, А8	READ / READA	ILLEGAL	
	L	Н	L	L	BA , C A, A8	WR IT E / WR ITEA	ILLE GAL	
	L	L	Н	Н	BA , R A	АСТ	Bank Active / ILLEGAL	2
	L	L	Н	L	BA , A8	PRE / PRE A	Precharge / ILLEGAL	2
	L	L	L	Н	х	REF A	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	



FUNCTIONAL TRUTH TABLE (continued)

Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
PRE-	Н	Х	Х	Х	Х	DES EL	NOP (I dle after tRP)	
CHARGING	L	Н	Н	Н	Х	NOP	NOP (I dle after tRP)	
	L	Н	Н	L	BA	TERM	IL LEG AL	2
	L	Н	L	Х	ВА , С А, А8	Read / Write	IL LEG AL	2
	L	L	Н	Н	BA , R A	АСТ	IL LE GA L	2
	L	L	Н	L	BA , A8	PRE / PRE A	NOP (I dle after tRP)	4
	L	L	L	Н	Х	REF A	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
DOW	н	Х	Х	Х	Х	DES EL	NOP (Row Active after tRC D)	
ROW ACTI VATI NG	L	Н	Н	Н	Х	NOP	NOP (Row Active after tRC D)	
ACTIVATING	L	Н	Н	L	BA	TERM	IL LEG AL	2
	L	Н	L	Х	ВА , С А, А8	Read / Write	IL LEG AL	2
	L	L	Н	Н	BA , R A	АСТ	IL LEGA L	2
	L	L	Н	L	BA , A 8	PRE / PRE A	I L LEG AL	2
	L	L	L	Н	Х	REF A	I LLEG AL	
	L	L	L	L	Op-Code; Mode- Add	MR S	ILLEGAL	
	н	Х	Х	Х	Х	DES EL	NOP	
WRITER E- COVERING	L	Н	Н	Н	Х	NOP	NOP	
COVENING	L	Н	Н	L	BA	TERM	IL LE GA L	2
	L	Н	L	Х	ВА , С А, А8	READ / WRITE	IL LE GA L	2
	L	L	Н	Н	BA , R A	АСТ	IL LEGA L	2
	L	L	Н	L	BA , A8	PRE / PRE A	I LLEGAL	2
	L	L	L	Н	Х	REF A	I LLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	



Current State	/CS	/RAS	/CAS	/WE	Address	Command	Action	Notes
REFRESHING	н	Х	Х	Х	Х	DES EL	NOP (Idle after tRC)	
	L	Н	Н	Н	Х	NOP	NOP (Idle after tRC)	
	L	Н	Н	L	BA	TERM	ILLE GAL	
	L	Н	L	Х	BA , C A, A8	Read / Write	ILLEGAL	
	L	L	Н	Н	BA , R A	АСТ	ILLEGAL	
	L	L	Н	L	BA , A 8	PRE / PRE A	ILLEG AL	
	L	L	L	Н	Х	REF A	ILLEGAL	
	L	L	L	L	Op-Code, Mode- Add	MRS	ILLEGAL	
MODE	н	Х	Х	Х	Х	DES EL	NOP (Row Active after tRSC)	
REGISTER	L	Н	Н	Н	Х	NOP	NOP (Row Active after tRSC)	
SETTING	L	Н	Н	L	BA	TERM	ILLEGAL	
	L	Н	L	Х	BA , C A, A8	READ / WRI TE	ILLEGAL	
	L	L	Η	Н	BA , R A	АСТ	ILLEGAL	
	L	L	Н	L	BA , A 8	PRE / PRE A	ILLEGAL	
	L	L	L	Н	Х	REF A	ILLEG AL	
	L	L	L	L	Op-Code;Mode- Add	MR S	ILLEG AL	

FUNCTIONAL TRUTH TABLE (continued)

ABBREVIATIONS:

H=High Level, L=Low Level, X =Don't Care

BA =Bank Address, RA=Row Address, CA =Column Address, NOP =No Operation

NOTES :

- 1. All entries assume that CK E was High during the preceding clock cycle and the current clock cycle.
- 2. ILLEGAL to bank in specified state function may be legal in the bank indicated by BA, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, write recovery requirements.
- 4. NOP to bank precharging or in idle state. May precharge bank indicated by BA.
- 5. ILLEGAL if any bank is not idle.

ILLE GA L = Device operation and/or data-integrity are not guaranteed.



CKE TRUTH TABLE

Current State	CKE n-1	CKEn	/CS	/RAS	/CAS	/WE	Addness	Action	Notes
SELF -	Н	х	х	х	х	х	х	INV ALID	1
REFR ESHI NG	L	н	Н	х	х	х	х	Exit Self-Refresh (Idle after tRC)	1
	L	Н	L	н	Н	Н	х	Exit Self-Refresh (Idle after tRC)	1
	L	н	L	н	Н	L	х	ILL EGAL	1
	L	н	L	н	L	х	х	ILL EGAL	1
	L	н	L	L	х	х	х	ILL EGAL	1
	L	L	х	х	х	х	х	N OP (Maintain Self-Refresh)	1
POWER	Н	х	х	х	х	х	х	INV AL ID	
DOWN	L	Н	х	х	х	х	х	Exit Power Down to Idle	
	L	L	х	х	х	х	х	NOP (Maintain Self-Refresh)	
ALL BANKS	Н	Н	х	х	х	х	х	Refer to Function Truth Table	2
IDLE	Н	L	L	L	L	н	х	Enter Self-Refresh	2
	Н	L	Н	х	х	х	х	Enter Power Down	2
	Н	L	L	н	Н	Н	х	Enter Power Down	2
	н	L	L	н	н	L	х	ILL EGAL	2
	н	L	L	н	L	х	х	ILL EGAL	2
	н	L	L	L	х	х	х	I LL EG AL	2
	L	х	х	х	х	х	х	R efer to Current State =Power Down	2
ANY STATE	н	Н	х	х	х	х	х	Refer to Function Truth Table	
other than listed	н	L	Х	х	х	х	х	Begin CLK Suspend at Next Cycle	3
above	L	Н	Х	х	х	х	х	Exit CLK Suspend at Next Cycle	3
	L	L	Х	х	х	х	х	Maintain CLK Suspend	

ABBR EVIATIONS :

H=High Level, L=Low Level, X =Don't Care

NOTES :

- 1. CKE L ow to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
- 2. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
- 3. Must be legal command.



STATE DIAGRAM





ABSOLUTE MAXIMUM RATINGS

Symbol	P aramete r	Conditions	Ratings	Unit
Vdd	Supply V oltage	with respect to Vss	-0.5 ~ 3.7	V
Vddq	Supply Voltage for Output	with respect to V ssQ	-0.5 ~ 3.7	V
VI	Input Voltage	with respect to V ss	-0.5 ~ Vdd+0.5	V
VO	Output Voltage	with respect to Vs sQ	-0.5 ~ V ddQ+0.5	V
IO	Output Current	5	50	mA
Pd	Power Dissipation	Ta = 25 °C	2000	mW
Topr	Operating Temperature	Commercial Industrial	0 to +70 -40 to +85	°C
Tstg	Storage Temperature		-65 ~ 150	°C

DC OPERATING CONDITIONS

Parameter		Limits		Unit	Notes
Fadilee	Min.	Тур.	Max.		100
Supply Voltage	2.3	2.5	2.7	V	-5, -6, -75
Supply Voltage for Output	2.3	2.5	2.7	V	-5, -6, -75
High-Le vel I nput Voltage	Vref +0.15		Vdd+0.3	V	
Low-Level I nput Voltage	-0.3		VREF-0.15	V	
InputLeakage Current Any input0V <vin<vdd (A II other pins not under test = 0V)</vin<vdd 	-2		2	uA	
OutputLeakage CurrentDQ are disabled0V <vout<vddq< td=""><td>-5</td><td></td><td>5</td><td>uA</td><td></td></vout<vddq<>	-5		5	uA	
Output Le vels: Output High Voltage (lout=-4mA)	2.4			V	
Output Low V oltage(I out=4mA)			0.4	v	

CAPACITANCE CHARACTERISTICS

VDD = VDDQ = 2.5 V $\pm\,$ 0.2V, V ss = V ssQ = 0V , unless otherwise noted)

Symbol	Parameter	Test Condition	Lir	nits	Delta	Unit	Notes
Synbol	Faande	Test condition	Min.	Max.	Cap.(Max)		NULS
CI (A)	Input Capacitance, address pin	VI =1.25V	1.2	2.2	0.75	рF	
CI (C)	Input Capacitance, control pin	f=100MHz	1.2	2.2	0.75	рF	
CI (K)	I nput Capacitance, CL K pin	VI= 25mVr ms	1.2	2.2	0.25	рF	
CI/O	I/O Capacitance, I/O, DQS, DM pin		2.2	4.2	1.3	рF	



AVERAGE SUPPLY CURRENT FROM VDD

VDD = VDDQ = 2.5V \pm 0.2V, V ss = V ssQ = 0V, Output Open, unless otherwise noted

Simbol	Parameter/TestConditions	l	_imits(Max	()	Unit	Notes
Symbol	FaandernestConditors	-5	-6	-75	Unit	Notes
IDD1	OP ER AT IN G C URRENT : O ne Bank; A ctive-Re ad-P recharge ;Burst = 2; tRC = t RC MIN; t CK = t CK M IN ; I OUT = 0mA; A ddress and control inputs changing once per clock cycle	250	230	230		
IDD2 P	PR ECHA RG E P OW ER- DOW N STA NDB Y C URRENT : All banks idle; power-down mode; CK E \leq VI L (MA X) ; t CK = t CK MI N	40	35	35		
IDD2 N	ID LE STANDB Y C URRENT : /CS \geq VI H (MIN); A II banks idle; CK E \geq VI H (MIN); t CK = t CK MIN; Address and other control inputs changing once per clock cycle	70	65	65		
IDD3 P	AC TI VE POWE R DOW N STANDB Y C URRENT : O ne bankactive; power down mode; C KE \leq VI L(MA X); t CK = t CK MIN	55	50	50		
IDD3 N	ACTIVE STANDBYCURRENT: $/CS \ge VIH(MIN)$; $CKE \ge VIH(MIN)$; One bank; Active-Precharge; tRC = tRASMAX; tCK = tCKMIN; DQ,DM and DQS inputs changing twice per clock cycle; address and other control inputs changing once per clock cycle	105	100	100	mA	
IDD4 R	OP ER AT IN G C URRENT $:$ B urst =2; R ead ; Continuous burst;Al I banks active; Address and control inputs changing once per clock cycle;t CK = t CK MI N; IOUT = 0 mA	400	360	360		
IDD4 W	OP ER AT IN G C URRENT $:$ B urst =2; W rite ; C ontinuous burst;Al I banks active; Address and control inputs changing once per clock cycle;t CK = t CK MI N; DQ and DQS inputs changing twice per clock cycle	400	360	360		
IDD5	AU TO REFRESH C URRENT : t RC = t RF C (MI N)	250	240	240		
IDD6	SELF REFRESH CURRENT : CKE \leq 0.2V	5	5	5		



AC TIMING REQUIREMENTS

			- T	5	· -	6	-7	7 5		
Symbol	AC Characteristics Parameter		Min.	Max	Min	Max	Min.	Max	Unit	Notes
tAC	Q Output access time from CLK //CL K		-0.70	+0.70	-0.70	+0.70	-0.75	+0.75	ns	
tDQSCK	DQS O utput access time from CLK //CL K		-0.6	+0.6	-0.60	+0.60	-0.75	+0.75	ns	
tCH	CLK Highlevel width		0.45	0.55	0.45	0.55	0.45	0.55	tCK	
tCL	C LK Low level width		0.45	0.55	0.45	0.55	0.45	0.55	tCK	
		CL =3.0	5	7.5	6	12	7.5	12	ns	
tCK	CLK cycle time	CL =2.5	5	12	6	12	7.5	12	ns	
		CL=2.0	7.5	12	7.5	12	7.5	12	ns	
tDS	I nput Setup time (DQ,DM)		0.4		0.45		0.5		ns	
tDH	I nput Hold time(DQ,DM)		0.4		0.45		0.5		ns	
tIPW	Control & address input pulse width (for each input)		2.2		2.2		2.2		ns	
tDIP W	DQ and DM input pulse width (for each input)		1.75		1.75		1.75		ns	
tHZ	Data-out-high impedance time from CLK //CL K			+0.70		+0.70		+0.75	ns	14
tLZ	Data-out-low impedance time from CL K//CLK		-0.70	+0.70	-0.70	+0.70	-0.75	+0.75	ns	14
tDQSQ	DQ V alid data delay time from DQS			0.40		0.45		0.5	ns	
tHP	Clock half period		tCLmin or tCHmin		tCLmin or tCHmin		tCLmin or tCHmin		ns	20
tQH	DQ output hold time from DQS (per access)		tHP-tQHS		tHP-tQHS		tHP-tQHS		ns	
tQHS	Data hold skew factor (for DQS & a ssociated DQ signals)			0.50		0.55		0.75		
tDQSS	W rite command to first DQS latching transition		0.72	1.25	0.75	1.25	0.75	1.25	tCK	
tDQSH	DQS input High level width		0.35		0.35		0.35		tCK	
tDQSL	D QS input Low level width		0.35		0.35		0.35		tCK	
tDSS	DQS falling edge to CLK setup time		0.2		0.2		0.2		tCK	
tDSH	DQS falling edge hold time from CLK		0.2		0.2		0.2		tCK	
tMRD	Mode Register Set command cycle time		2		2		2		tCK	
tWPRES	Write preamble setup time		0		0		0		ns	16
tWPST	Write postamble		0.4	0.6	0.4	0.6	0.4	0.6	tCK	15
tWPRE	W rite preamble		0.25		0.25		0.25		tCK	
tlS	I nput Setup time (address and control)		0.6		0.75		0.9		ns	19
tlH	I nput Hold time (address and control)		0.6		0.75		0.9		ns	19
tRPST	Read postamble		0.4	0.6	0.4	0.6	0.4	0.6	tCK	
tRPRE	R ead preamble		0.9	1.1	0.9	1.1	0.9	1.1	tCK	



AC TIMING REQUIREMENTS (Continued)

Cumbral		-	-5	· -	-6	-	75	Unit	Natas
Symbol	AC CharacteristicsParameter	Min.	Max	Min	Max	Min.	Max	Unit	Notes
tRAS	Row Active time	40	120,000	42	120,000	45	120,000	ns	
tRC	R ow Cycle time(operation)	55		60		65		ns	
tRFC	Auto Ref. to Active/Auto Ref. command period	70		72		75		ns	
tRCD	Row to Column Delay			18		20		ns	
tRP	Row Precharge time			18		20		ns	
tRRD	Act to Act Delay time	10		12		15		ns	
tWR	W rite Recovery time	15		15		15		ns	
tDAL	Auto Precharge write recovery + precharge time	tWR+tRP		tWR+tRP		tWR+tRP		ns	
tWTR	Internal Write to Read Command Delay	2		1		1		tCK	
tX SN R	Exit Self Ref. to non-Read command	75		75		75		ns	
tX SR D	Exit Self R ef. to -Read command			200		200		tCK	
tX PN R	R E xit Power down to command			1		1		tCK	
tXPRD	Exit Power down to -Read command			1		1		tCK	18
tREF I	A verage Periodic Refresh interval		15.6		15.6		15.6	ūs	17

Output Load Condition





OutputTiming Measurement Reference Point

IS43R32800B



Notes

1. All voltages referenced to Vss.

2. Tests for AC timing IDD, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified. 3. AC timing and IDD tests may use a VI L to VIH swing of up to 1.5V in the test environment, but inputtiming is still referenced to VR EF (or to the crossing point for CK //CK), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the inputsignals is 1V/ns in the range between VIL (AC) and VIH (AC).

4. The AC and DC input level specifications are as defined in the SST L_2 Standard (i.e. the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.

5. VR EF is expected to be equal to 0.5*VDDQ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VR EF may not exceed $\pm 2\%$ of the DC value.

6. VT T is not applied directly to the device. VT T is a system supply for signal termination resistors, is expected to be set equal to VRE F, and must track variations in the DC level of VR EF.

7. VI D is the magnitude of the difference between the input level on CLK and the input level on /CLK.

8. The value of VI X is expected to equal 0.5*VDDQ of the transmitting device and must track variations in the DC level of the same.

9. Enables on-chip refresh and address counters.

10. ID D specifications are tested after the device is properly initialized.

11. This parameter is sampled. V DDQ = $2.5V \pm 0.2V$, V DD = $2.5V \pm 0.2V$, f = 100 MHz, Ta = 25° C, VO UT (DC) = VDDQ/2, V OUT(PE AK TO PE AK) = 25mV. DM inputs are grouped with I/O pins - reflecting the fact that they are matched in loading (to facilitate trace matching at the board level).

12. The CLK// CL K i nput reference level (for timing referenced to CL K //CLK) is the point at which CL K and /CLK cross; the input reference level for signals other than CLK// CL K, is VR EF.

13. Inputs are not recognized as valid until V RE F stabilizes. Ex ception: during the period before V RE F stabilizes, CKE<_ 0.3VDDQ is recognized as LOW.

14. t HZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltagelevel, but specify when the device outputis no longer driving (HZ), or begins driving (LZ).

15. The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.

16. The specific requirement is that DQS be valid (HIGH, LOW, or at some point on a valid transition) on or before this CLK edge A valid transition is defined as monotonic, and meeting the inputslew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.

17. A maximum of eight AUT O REF RE SH commands can be posted to any given DDR SD RA M device.

18. tXPRD should be 200 tCLK in the condition of the unstable CL K operation during the power down mode. 19. For command/address and CK & /CK slew rate > 1.0V/ns.

20. Min (tCL, tCH) refers to the smaller of the actual clock low time and the actual clock high time as provided to the device.

Ti ming patterns:

tCK=min,tRRD=2*tCK,B L=4,tRCD=3*tCK,R ead with Autoprecharge

Read: A0 N A1 R0 A2 R1 N R 3 A0 N A1 R0 – repeat the same timing with random address changing

*100% of datachanging at every burst

Legend: A = A ctivate, R = Read, P = Precharge, N = NOP



FUNCTIONAL DESCRIPTION

The IS43R32800B is a 256Mb DDR SDRAM internally configured as a quad--bank DRAM. These 256Mb device contains 4 banks x 2,097,152 x32 bits. The DDR SDRAM uses a double--data--rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2n prefetch architecture, with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM consists of a single 2n-bit wide, one clock cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half clock cycle data transfers at the I/O pins.

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA0, BA1 select the bank; A0-A11 select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access. Prior to normal operation, the DDR SDRAM must be initialized. The following sections provide detailed information covering device initialization, register definition, command descriptions and device operation.

INITIALIZATION

DDR SDRAMs must be powered up and initialized in a predefined manner.

POWER ON SEQUENCE

Before starting normal operation, the following power on sequence is necessary to prevent a DDR SDRAM from damaged or multi functioning.

- 1. Apply VDD before or the same time as VDDQ
- 2. Apply VDDQ before or at the same time as VTT & Vref
- 3. Maintain stable condition for 200us after stable power and CLK, apply NOP or DSEL
- 4. Issue precharge command for all banks of the device
- 5. Issue EMRS
- 6. Issue MRS for the Mode Register and to reset the DLL
- 7. Issue 2 or more Auto Refresh commands
- 8. Maintain stable condition for 200cycles

After these sequence, the DDR SDRAM is idle state and ready for normal operation.



REGISTER DEFINITION

MODE REGISTER

The Mode Register is used to define the specific mode of operation of the DDR SDRAM. This definition includes the selection of a burst length, a burst type, a CAS latency, and an operating mode, as shown in Figure "MODE REGISTER DEFINITION". The Mode Register is programmed via the MODE REGISTER SET (MRS) command (with BA0 = 0 and BA1 = 0) and will retain stored information until it is programmed again or the device loses power.

Mode Register bits A0-A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4-A6 specify the CAS latency, and A7-A11 specify the operating mode.

The Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. After tMRD from a MRS command the DDR SDRAM is ready for a new command. Violating either of these requirements will result in unspecified operation.



MODE REGISTER DEFINITION



Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure "CAS LATENCY". The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result. When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1--Ai when the burst length is set to two, by A2--Ai when the burst length is set to four and by A3--Ai when the burst length is set to eight (where Ai is the most significant column address bit for a given configuration). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit A3. The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table "BURST DEFINITION".

Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first piece of output data. If a READ command is registered at clock edge n, and the latency is m clocks, the data will be available nominally coincident with clock edge n + m.

Reserved states should not be used as unknown operation, or incompatibility with future versions may result.

CAS LATENCY



BURST DEFINITION

Initia	al A do	dress	BL							Colu	mn A	ddres	sing						
A2	A1	A0					Sequ	ential						I	nterl	eaved			
0	0	0		0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1		1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0		2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1		3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	8	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1		5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0		6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1		7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0
-	0	0		0	1	2	3					0	1	2	3				
-	0	1		1	2	3	0					1	0	3	2				
-	1	0	4	2	3	0	1					2	3	0	1				
-	1	1		3	0	1	2					3	2	1	0				
-	-	0	2	0	1							0	1						
-	-	1	2	1	0							1	0						



EXTENDED MODE REGISTER

The Extended Mode Register controls functions beyond those controlled by the Mode Register; these additional functions include DLL enable/disable, output drive strength selection (optional). These functions are controlled via the bits shown in Figure EXTENDED MODE REGISTER.

The Extended Mode Register is programmed via the MODE REGISTER SET command (with BA0 = 1 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power. The Extended Mode Register must be loaded when all banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. After tMRD from a MRS command the DDR SDRAM is ready for a new command. Violating either of these requirements will result in unspecified operation.

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization, and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation (upon exiting Self Refresh Mode, the DLL is enabled automatically). Any time the DLL is enabled a DLL Reset must follow and 200 clock cycles must occur before any executable command can be issued.

Output Drive Strength

The normal drive strength for all outputs is specified to be SSTL_2, Class II. The ISSI DDR SDRAM also supports a weak driver strength option, intended for lighter load and/or point-to-point environments.













Integrated Silicon Solution, Inc. — www.issi.com Rev. 00D 03/19/08



OPERATIONAL DESCRIPTION

BANK ACTIVATE

The DDR SDRAM has four independent banks. Each bank is activated by the ACT command with the bank addresses (BA 0,1). A row is indicated by the row address A0-11. The minimum activation interval between one bank and the other bank is tRRD.

PRECHARGE

The PRE command deactivates the bank indicated by BA 0,1. When multiple banks are active, the prechargeall command (PRE A, PRE+ A8=H) is available to deactivate them at the same time. A fter tRP from the precharge, an ACT command to the same bank can be issued.



A precharge command can be issued at BL/2 from a read command without data loss.



READ

After tRCD from the bank activation, a REA D command can be issued. 1st Output data is available after the /CAS Latency from the RE AD, followed by (BL-1) consecutive data when the Burst Length is BL. The start address is specified by A0-7,9, and the address sequence of burst data is defined by the Burst Type A RE AD command may be applied to any active bank, so the row precharge time (tRP) can be hidden behind continuous output data by interleaving the multiple banks. When A8 is high at a REA D command, the auto-precharge (READA) is performed. Any command (RE AD, W RI TE, P RE, A CT) to the same bank is inhibited till the internal precharge is complete. The internal precharge starts at BL/2 after RE AD A. The next ACT command can be issued after (BL/2+t RP) from the previous RE AD A.



Multi Bank Interleaving REA D (BL =8, CL=2)







WRITE

After tRCD from the bank activation, a WRI TE command can be issued. 1st input data is set from the WRI TE command with data strobe input, following (BL-1) data are written into RA M, when the Burst Length is BL. The start address is specified by A0-7,9, and the address sequence of burst data is defined by the Burst Type. A W RI TE command may be applied to any active bank, so the row precharge time (tRP) can be hidden behind continuous input data by interleaving the multiple banks. From the last data to the PRE command, the write recovery time (tWR P) is required. W hen A8 is high at a WRI TE command, the auto-precharge(WRI TE A) is performed. Any command(RE AD, W RI TE, P RE, A CT) to the same bank is inhibited till the internal precharge is complete. The next ACT command can be issued after tDAL from the last input data cycle.







WRITE with Auto-Precharge (B L=8)



BURST INTERRUPTION

Read Interrupted by Read

Burst read operation can be interrupted by new read of any bank. R andom column access is allowed. RE AD to RE AD interval is minimum 1CL K.



R ead Interrupted by precharge

Burst read operation can be interrupted by precharge of the same bank. REA D to PRE interval is minimum 1 CL K. A P RE command to output disable latency is equivalent to the /CA S L atency. As a result, RE AD to PRE interval determines valid data length to be output. The figure below shows examples of B L=8.



Read Interrupted by Precharge (B L=8)







Read Interrupted by Burst Stop

Burst read operation can be interrupted by a burst stop command(TE RM). RE AD to TE RM interval is minimum 1 CL K. A T ER M command to output disable latency is equivalent to the /CA S L atency. As a result, RE AD to TE RM interval determines valid data length to be output. The figure below shows examples of B L=8.







R ead Interrupted by Wr ite with TERM





Write interrupted by Write

Burst write operation can be interrupted by write of any bank. Random column access is allowed. WRIT E to WRITE interval is minimum 1 CL K.



Write interrupted by Read

Burst write operation can be interrupted by read of the same or the other bank. Random column access is allowed. Internal W RI TE to RE AD command interval(tWT R) is minimum 1 CL K. The input data on DQ at the interrupting REA D cycle is "don't care". tWTR is referenced from the first positive edgeafter the last data input.



Wr ite Interrupted by Read (BL=8, CL=2.5)



W rite interrupted by Precharge

Burst write operation can be interrupted by precharge of the same or all bank. Random column access is allowed. tWR is referenced from the first positive CLK edge after the last data input.



Wr ite Interrupted by Precharge (BL=8, CL=2.5)





I nitial ize and Mode Register sets

AUTO REFRESH

Single cycle of auto-refresh is initiated with a REF A(/CS=/RAS =/CA S=L, /WE=CK E=H) command. The refresh address is generated internally. 4096 RE FA cycles within 64ms refresh 256Mbits memory cells. The auto-refresh is performed on 4 banks concurrently. B efore performing an auto refresh, all banks must be in the idle state. A uto-refresh to auto-refresh interval is minimum tRFC. A ny command must not be supplied to the device before tRF C from the RE FA command.





SELF REFRESH

Self -refresh mode is entered by issuing a REFS command (/CS=/RA S=/CAS=L,/WE =H,CKE =L). Once the self-refresh is initiated, it is maintained as long as CKE is kept low. During the self-refresh mode, CK E is asynchronous and the only enable input all other inputs including CL K a re disabled and ignored, so that power consumption due to synchronous inputs is saved. To exit the self-refresh, supplying stable CLK inputs, asserting DESEL or NOP command and then asserting CK E for longer than tX SNR/ tX SRD.



Self Refresh Exit

IS43R32800B

Power DOWN

The purpose of CL K s uspend is power down. CK E is synchronous input except during the selfrefresh mode. A command at cycle is ignored. From CKE =H to normal function, DLL recovery time is NOT required in the condition of the stable CLK operation during the power down mode.



DMC ONTROL

DM is defined as the data mask for writes. During writes, DM masks input data word by word. DM to write mask latency is 0.





ORDERING INFORMATION - VDD = 2.5V

Commercial Range: 0°C to +70°C

Frequency	Speed (ns)	Order Part No.	Organization	Package
200 MHz	5	IS43R32800B-5B	8Mx32	144-ball fBGA
200 MHz	5	IS43R32800B-5BL	8Mx32	144-ball fBGA, Lead-free
166 MHz	6	IS43R32800B-6B	8Mx32	144-ball fBGA
166 MHz	6	IS43R32800B-6BL	8Mx32	144-ball fBGA, Lead-free
133 MHz	7.5	IS43R32800B-75B	8Mx32	144-ball fBGA
133 MHz	7.5	IS43R32800B-75BL	8Mx32	144-ball fBGA, Lead-free

Industrial Range: -40°C to +85°C

Frequency	Speed (ns)	Order Part No.	Organization	Package
200 MHz	5	IS43R32800B-5BI	8Mx32	144-ball fBGA
200 MHz	5	IS43R32800B-5BLI	8Mx32	144-ball fBGA, Lead-free
166 MHz	6	IS43R32800B-6BI	8Mx32	144-ball fBGA
166 MHz	6	IS43R32800B-6BLI	8Mx32	144-ball fBGA, Lead-free
133 MHz	7.5	IS43R32800B-75BI	8Mx32	144-ball fBGA
133 MHz	7.5	IS43R32800B-75BLI	8Mx32	144-ball fBGA, Lead-free



Mini Ball Grid Array Package Code: B (144-Ball)



mBGA - 12mm x 12mm

	MIL	LIMET	ERS	I	NCHES	
Sym.	Min.	Тур.	Max.	Min.	Тур.	Max.
N0. Leads		144				
А	1.17	1.25	1.40	0.046	0.049	0.055
A1	0.32	0.35	0.38	0.013	0.014	0.015
D	11.95	12.00	12.05	0.470	0.472	0.474
D1	_	8.80	_	_	0.346	—
E	11.95	12.00	12.05	0.470	0.472	0.474
E1	_	8.80	_	—	0.346	—
е	_	0.80	_	_	0.031	_
е	_	0.80	_		0.031	