

512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

512Mbit Single-Data-Rate (SDR) SDRAM

AS4C32M16SA-7TCN & AS4C32M16SA-7TIN AS4C32M16SA-7BCN & AS4C32M16SA-7BIN

32Mx16 (8M x 16 x 4 Banks)



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

REVISION HISTORY

Rev. 1.0 March 2012initial versionRev. 1.1 April 2012Revised Operating-; Standby- and Refresh CurrentsRev. 2.0 February 2014Die Shrink – A revisionRev. 3.0 April 2015Add BGA option



AS4C32M16SA Single Data Bate (SDB) SDBAM

512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Overview

This section gives an overview of the 512M SDRAM product and describes its main characteristics.

Features

- 4 banks x 8Mbit x 16 organization
- High speed data transfer rates up to 166 MHz
- Full Synchronous Dynamic RAM, with all signals referenced to clock rising edge
- Single Pulsed RAS Interface
- Data Mask for Read/Write Control
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency: 2, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:
- 1, 2, 4, 8 and full page for Sequential Type 1, 2, 4, 8 for Interleave Type
- Multiple Burst Read with Single Write Operation
- Automatic and Controlled Pre-charge Command
- Random Column Address every CLK (1-N Rule)
- Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 8192 cycles/64 ms
- Available in 54 Pin TSOP II Available in 54 Ball FBGA II
- LVTTL Interface
- Single +3.3 V ±0.3 V Power Supply
- ROHS Compliant*



Table 1 - Performance Table

	-7
System Frequency (f _{CK})	143 MHz
Clock Cycle Time (t _{CK3})	7 ns
Clock Access Time (t _{AC3}) CAS Latency = 3	5.4 ns
Clock Access Time (t _{AC2}) CAS Latency = 2	6 ns

Description

The AS4C32M16SA is a four bank Synchronous DRAM organized as 4 banks x 8Mbit x 16. The AS4C32M16SA achieves high speed data transfer rates up to 166 MHz by employing a chip architecture that prefetches multiple bits and then synchronizes the output data to a system clock.

All of the control, address, data input and output circuits are synchronized with the positive edge of an externally supplied clock.

Operating the four memory banks in an inter-leaved fashion allows random access operation to occur at higher rate than is possible with standard <u>DRAMs</u>. A sequential and gapless data rate of up to 166 MHz is possible depending on burst length, CAS latency and speed grade of the device.

Product part No	Org	Temperature	Max Clock (MHz)	Package
AS4C32M16SA-7TCN	32 x 16	Commercial 0°C to 70°C	143	54pin TSOP II
AS4C32M16SA-7TIN	32 x 16	Industrial -40°C to 85°C	143	54pin TSOP II
AS4C32M16SA-7BCN	32 x 16	Commercial 0°C to 70°C	143	54 Ball FBGA
AS4C32M16SA-7BIN	32 x 16	Industrial -40°C to 85°C	143	54 Ball FBGA

Table 2 – Ordering Information for ROHS Compliant Products



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

54 Pin Plastic TSOP-II x16 PIN CONFIGURATION Top View

				1	
Vcc		1	54		Vss
I/O1		2	53		I/O16
Vccq		3	52		VSSQ
I/O2		4	51		I/O ₁₅
I/O3		5	50		I/O14
Vssq		6	49		Vccq
I/O4		7	48		I/O13
I/O5		8	47	\square	I/O ₁₂
Vccq		9	46		VSSQ
I/O ₆		10	45		I/O11
I/O7		11	44	H	I/O ₁₀
VSSQ		12	43	H	Vccq
I/O ₈		13	42	H	I/O ₉
Vcc		14	41	H	Vss
LDQM		15	40	E	NC
WE		16	39	E	UDQM
CAS		17	38	E	CLK
RAS		18	37	E	CKE
CS		19	36	E	A12
BA0		20	35	E	A11
BA1		21	34	E	A9
A10		22	33	E	A8
A ₀		23	32	E	A7
A1		24	31	E	A ₆
A2		25	30	E	A5
A3		26	29	E	A ₄
Vcc	Ч	27	28	Н	VSS
			356164V-01		

CLK	Clock Input
ULK	Clock Input
CKE	Clock Enable
cs	Chip Select
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
A ₀ -A ₁₂	Address Inputs
BA0, BA1	Bank Select
/O ₁ –I/O ₁₆	Data Input/Output
.DQM, UDQM	Data Mask
/ _{CC}	Power (+3.0V~3.3V)
/ _{SS}	Ground
V _{CCQ}	Power for I/O's (+3.0V~3.3V)
/ _{SSQ}	Ground for I/O's
NC	Not connected



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

D:-- M-----

54 BALL FBGA x16 PIN CONFIGURATION Top View

A B C D E F

G H J

configuration for x 16 devices:

1	2	_	
V S S	DQ15	VS S Q	
DQ14	DQ13	VDDQ	
DQ12	DQ11	VS S Q	
DQ10	DQ9	VDDQ	
DQ8	NC	VSS	
UDQM	CLK	CKE	
A12	A11	A 9	
A8	A7	A6	
VSS	A5	A4	

7	8	
VDDQ	DQ0	VDD
VS S Q	DQ2	DQ1
VDDQ	DQ4	DQ3
VS S Q	DQ6	DQ5
VDD	LDQM	DQ7
CAS	RAS	WE
BA0	BA1	<u>c s</u>
A0	A1	A10
A3	A2	VDD

CLK	Clock Input
CKE	Clock Enable
CS	Chip Select
RAS	Row Address Strobe
CAS	Column Address Strobe
WE	Write Enable
A ₀ -A ₁₂	Address Inputs
BA0, BA1	Bank Select
DQ ₀ –DQ ₁₅	Data Input/Output
LDQM, UDQM	Data Mask
/ _{cc}	Power (+3.0V~3.3V)
/ _{SS}	Ground
V _{CCQ}	Power for I/O's (+3.0V~3.3V)
V _{SSQ}	Ground for I/O's
NC	Not connected



AS4C32M16SA Single Data Rate (SDR) SDRAM

512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Capacitance*

(at Ta=0 to 25 °C, V_{CC} = V_{CCQ} = 3.3 V \pm 0.3 V)

Parameter	Symbol	Min.	Max.	Unit
Input Capacitance: CLK	C _{CLK}	4.5	6	pF
Input Capacitance: All other input pins and balls	C _{IN}	2.5	6	pF
Input/output Capacitance: DQ	C _{IO}	4	6	pF

*Note:Capacitance is sampled and not 100% tested.

Absolute Maximum Ratings*

Operating temperature range	0 to 70 °C for normal
	-40 to 85 °C for Industrial
Storage temperature range	55 to 150 °C
Input/output voltage	0.3 to (V _{CC} <u>+</u> 0.3) V
Power supply voltage	0.3 to 4.6 V
Power dissipation	1 W
Data out current (short circuit).	

*Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Block Diagram



x16 Configuration



Signal Pin Description

Pin	Туре	Signal	Polarity	Function
CLK	Input	Pulse	Positive Edge	The system clock input. All of the SDRAM inputs are sampled on the rising edge of the clock.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode or the Self Refresh mode.
CS	Input	Pulse	Active Low	$\overline{\text{CS}}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS WE	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, \overline{CAS} , \overline{RAS} , and \overline{WE} define the command to be executed by the SDRAM.
A0 - A12	Input	Level	_	During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-An defines the column address (CA0-CAn) when sampled at the rising clock edge.CAn depends from the SDRAM organization: • 64M x 8 SDRAM CA0–CA9, CA11. • 32M x 16 SDRAM CA0–CA9.
				In addition to the column address, A10(=AP) is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled. During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will BA0 and BA1 are used to define which bank to precharge.
BA0, BA1	Input	Level	_	Selects which bank is to be active.
DQx	Input Output	Level	_	Data Input/Output pins operate in the same manner as on conventional DRAMs.
LDQM UDQM	Input	Pulse	Active High	The Data Input/Output mask places the DQ buffers in a high impedance state when sam- pled high. In Read mode, DQM has a latency of two clock cycles and controls the output buffers like an output enable. In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if DQM is high.
VCC, VSS	Supply			Power and ground for the input buffers and the core logic.
VCCQ VSSQ	Supply	_	_	Isolated power supply and ground for the output buffers to provide improved noise immunity.



Operation Definition

All of SDRAM operations are defined by states of control signals \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , and DQM at the positive edge of the clock. The following list shows the thruth table for the operation commands.

Operation	Device State	CKE n-1	CKE n	cs	RAS	CAS	WE	DQM	A0-9, A11, A12	A10	BS0 BS1
Row Activate	Idle ³	Н	Х	L	L	Н	Н	Х	V	V	V
Read	Active ³	Н	Х	L	н	L	Н	Х	V	L	V
Read w/Autoprecharge	Active ³	Н	Х	L	Н	L	Н	Х	V	Н	V
Write	Active ³	Н	х	L	Н	L	L	х	V	L	V
Write with Autoprecharge	Active ³	Н	х	L	Н	L	L	х	V	Н	V
Row Precharge	Any	Н	х	L	L	Н	L	х	х	L	V
Precharge All	Any	Н	х	L	L	Н	L	х	х	Н	х
Mode Register Set	Idle	Н	х	L	L	L	L	х	V	V	V
No Operation	Any	Н	х	L	н	Н	Н	х	х	Х	Х
Device Deselect	Any	Н	х	Н	х	Х	Х	х	х	Х	х
Auto Refresh	Idle	Н	Н	L	L	L	Н	х	х	Х	Х
Self Refresh Entry	Idle	Н	L	L	L	L	Н	х	х	Х	Х
Self Refresh Exit	Idle			Н	х	Х	Х				x
	(Self Refr.)	L	Н	L	н	Н	Х	Х	Х	Х	
Power Down Entry	Idle			Н	х	Х	Х				
	Active ⁴	Н	L	L	Н	Н	Х	Х	Х	Х	х
Power Down Exit	Any			Н	х	Х	Х				
	(Power Down)	L	Н	L	н	Н	L	Х	Х	Х	Х
Data Write/Output Enable	Active	Н	Х	Х	Х	Х	Х	L	Х	Х	Х
Data Write/Output Disable	Active	Н	Х	х	х	Х	Х	Н	Х	Х	Х

Notes:

1. V = Valid , x = Don't Care, L = Low Level, H = High Level

2. CKEn signal is input level when commands are provided, CKEn-1 signal is input level one clock before the commands are provided.

3. These are state of bank designated by BS0, BS1 signals.

4. Power Down Mode can not entry in the burst cycle.



Power On and Initialization

The default power on state of the mode register is supplier specific and may be undefined. The following power on and initialization sequence guarantees the device is preconditioned to each user's specific needs. Like a conventional DRAM, the Synchronous DRAM must be powered up and initialized in a predefined manner. During power on, all VCC and VCCQ pins must be built up simultaneously to the specified voltage when the input signals are held in the "NOP" state. The power on voltage must not exceed VCC+0.3V on any of the input pins or VCC supplies. The CLK signal must be started at the same time. After power on, an initial pause of 200 ms is required followed by a precharge of both banks using the precharge command. To prevent data contention on the DQ bus during power on, it is required that the DQM and CKE pins be held high during the initial pause period. Once all banks have been precharged, the Mode Register Set Command must be issued to initialize the Mode Register. A minimum of two Auto Refresh cycles (CBR) are also required. These may be done before or after programming the Mode Register. Failure to follow these steps may lead to unpredictable start-up modes.

Programming the Mode Register

The Mode register designates the operation mode at the read or write cycle. This register is divided into 4 fields. A Burst Length Field to set the length of the <u>burst</u>, an Addressing Selection bit to program the column access sequence in a burst cycle (interleaved or sequential), a CAS Latency Field to set the access time at clock cycle and a Operation mode field to differentiate between normal operation (Burst read and burst Write) and a special Burst Read and Single Write mode. The mode set operation must be done before any activate command after the initial power up. Any content of the mode register can be altered by re-executing the mode set operation. All banks must be in pre-charged state and CKE must be high at least one clock before the mode set operation. After the mode register is set, a Standby or NOP command is required. Low signals of RAS, CAS, and WE at the positive edge of the clock activate the mode set operation. Address input data at this timing defines parameters to be set as shown in the previous table.

Read and Write Operation

When RAS is low and both \overline{CAS} and \overline{WE} are high at the positive edge of the clock, a \overline{RAS} cycle starts. According to address data, a word line of the selected bank is activated and all of sense amplifiers associated to the wordline are set.

A CAS cycle is triggered by setting RAS high and CAS low at a clock timing after a necessary delay, t_{RCD} , from the RAS timing. WE is use d to define either a read (WE = H) or a write (WE = L) at this stage.

SDRAM provides a wide variety of fast access modes. In a single CAS cycle, serial data read or write operations are allowed at up to a 166 MHz data rate. The numbers of serial data bits are the burst length programmed at the mode set operation, i.e., one of 1, 2, 4, 8 and full page. Column addresses are segmented by the burst length and serial data accesses are done within this boundary. The first column address to be accessed is supplied at the CAS timing and the subsequent addresses are generated automatically by the programmed burst length and its sequence. For example, in a burst length of 8 with interleave sequence; if the first ad-dress is '2', then the rest of the burst sequence is 3, 0, 1, 6, 7, 4, and 5.

Full page burst operation is only possible using sequential burst type. Full Page burst operation does not terminate once the burst length has been reached. (At the end of the page, it will wrap to the start address and continue.) In other words, unlike burst length of 2, 4, and 8, full page burst continues until it is terminated using another command.



Address Input for Mode Set (Mode Register Operation)



Similar to the page mode of conventional DRAM's, burst read or write accesses on any column address

are possible once the \overline{RAS} cycle latches the sense amplifiers. The maximum t_{RAS} or the refresh interval time limits the number of random column accesses. A new burst access can be done even before the previous burst ends. The interrupt operation at every clock cycles is supported. When the previous burst is interrupted, the remaining addresses are overridden by the new address with the full burst length. An interrupt which accompanies with an operation change from a read to a write is possible by exploiting DQM to avoid bus contention.

When two or more banks are activated sequentially, interleaved bank read or write operations are possible. With the programmed burst length, alternate access and precharge operations on two or more banks can realize fast serial data access modes among many different pages. Once two or more banks are activated, column to column interleave operation can be done between different pages.



Burst Length and Sequence:

Burst Length	Starting Address (A2 A1 A0)	Sequential Burst Addressing (decimal)									Interleave Burst Addressing (decimal)						
2	xx0 xx1	0, 1 1, 0								0, 1 1, 0							
4	x00 x01 x10 x11	0, 1, 2, 3 1, 2, 3, 0 2, 3, 0, 1 3, 0, 1, 2										1), 1, I, 0, 2, 3, 3, 2,	3, 2 0, 1	<u>2</u> 		
8	000 001 010 011 100 101 110 111	0 1 2 3 4 5 6 7	1 2 3 4 5 6 7 0	2 3 4 5 6 7 0 1	3 4 5 6 7 0 1 2	4 5 6 7 0 1 2 3	5 6 7 0 1 2 3 4	6 7 0 1 2 3 4 5	7 0 1 2 3 4 5 6	0 1 2 3 4 5 6 7	1 0 3 2 5 4 7 6	2 3 0 1 6 7 4 5	3 2 1 0 7 6 5 4	4 5 6 7 0 1 2 3	5 4 7 6 1 0 3 2	6 7 4 5 2 3 0	7 6 5 4 3 2 1 0
Full Page	nnn	Cn, Cn+1, Cn+2								not	sup	por	ted				

Refresh Mode

SDRAM has two refresh modes, Auto Refresh and Self Refresh. Auto Refresh is similar to the CAS -before-RAS refresh of conventional DRAMs. All of banks must be precharged before applying any refresh mode. An on-chip address counter increments the word and the bank addresses and no bank information is required for both refresh modes.

The chip enters the Auto Refresh mode, when \overline{RAS} and \overline{CAS} are held low and CKE and \overline{WE} are held high at a clock timing. The mode restores word line after the refresh and no external precharge command is necessary. A minimum tRC time is required between two automatic refreshes in a burst refresh mode. The same rule applies to any access command after the automatic refresh operation.

The chip has an on-<u>chip</u> timer and the Self Refresh mode is available. It enters the mode when \overline{RAS} , \overline{CAS} , and CKE are low and WE is high at a clock timing. All of external control signals including the clock are disabled. Returning CKE to high enables the clock and initiates the refresh exit operation. After the exit command, at least one t_{RC} delay is required prior to any access command.

DQM Function

DQM has two functions for data I/O read and write operations. During reads, when it turns to "high" at a clock timing, data outputs are disabled and become high impedance after two clock delay (DQM Data Disable Latency t_{DQZ}). It also provides a data mask function for writes. When DQM is activated, the write operation at the next clock is prohibited (DQM Write Mask Latency t_{DQW} = zero clocks).

Power Down

In order to reduce standby power consumption, a power down mode is available. All banks must be precharged and the necessary Precharge delay (trp) must occur before the SDRAM can enter the Power Down mode. Once the Power Down mode is initiated by holding CKE low, all of the receiver circuits except CLK and CKE are gated off. The Power Down mode does not perform any refresh operations, therefore the device can't remain in Power Down mode longer than the Refresh period (tref) of the device. Exit from this mode is performed by taking CKE "high". One clock delay is required for mode entry and exit.



Auto Precharge

Two methods are available to precharge SDRAMs. In an automatic precharge mode, the CAS timing accepts one extra address, CA10, to determine whether the chip restores or not after the operation. If CA10 is high when a Read Command is issued, the **Read with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge operation one clock before the last data out for CAS latencies 2, two clocks for CAS latencies 3 and three clocks for CAS latencies 4. If CA10 is high when a Write Command is issued, the **Write with Auto-Precharge** function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge function is initiated. The SDRAM automatically enters the precharge operation a time delay equal to t_{WR} (Write recovery time) after the last data in. **Auto-Precharge** does not apply to full-page burst mode.

Precharge Command

There is also a separate precharge command available. When RAS and WE are low and CAS is high at a clock timing, it triggers the precharge operation. Three address bits, BA0, BA1 and A10 are used to define banks as shown in the following list. The precharge command can be imposed one clock before the last data out for CAS latency = 2, two clocks before the last data out for CAS latency = 3. Writes require a time delay twr from the last data out to apply the precharge command. A full-page burst may be truncated with a Precharge command to the same bank.

A10	BA0	BA1	
0	0	0	Bank 0
0	0	1	Bank 1
0	1	0	Bank 2
0	1	1	Bank 3
1	х	х	all Banks

Bank Selection by Address Bits:

Burst Termination

Once a burst read or write operation has been initiated, there are several methods in which to terminate the burst operation prematurely. These methods include using another Read or Write Command to interrupt an existing burst operation, use a Precharge Command to interrupt a burst cycle and close the active bank, or using the Burst Stop Command to terminate the existing burst operation but leave the bank open for future Read or Write Commands to the same page of the active bank. When interrupting a burst with another Read or Write Command care must be taken to avoid I/O contention. The Burst Stop Command, however, has the fewest restrictions making it the easiest method to use when terminating a burst operation before it has been completed. If a Burst Stop command is issued during a burst write operation, then any residual data from the burst write cycle will be ignored. Data that is presented on the I/O pins before the Burst Stop Command is registered will be written to the memory. The full-page burst is used in conjunction with Burst Terminate Command to generate arbitrary burst lengths.



Recommended Operation and Characteristics for LV-TTL

 $V_{SS} = 0 V; V_{CC}, V_{CCQ} = 3.3 V \pm 0.3 V$

		Limit Values			
Parameter	Symbol	min.	max.	Unit	Notes
Input high voltage	V	2.0	Vcc+0.3	V	1, 2
Input low voltage	V	- 0.3	0.8	V	1, 2
Output high voltage (I _{OUT} = – 4.0 mA)	V OH	2.4	_	v	
Output low voltage (IOUT = 4.0 mA)	V OL	_	0.4	V	
Input leakage current, any input (0 V < V _{IN} < 3.6 V, all other inputs = 0 V)	l I(L)	- 2	2	uA	
Output leakage current (DQ is disabled, 0 V < V _{OUT} < V _{CC})	l O(L)	- 2	2	uA	

Note:

All voltages are referenced to V_{SS}. V_{IH} may overshoot to V_{CC} + 2.0 V for pulse width of < 4ns with 3.3V. V_{IL} may undershoot to -2.0 V for pulse width < 4.0 ns with 3.3V. Pulse width measured at 50% points with amplitude measured peak to DC reference.



Operating Currents

 V_{CC} = 3.3 V ± 0.3 V (Recommended Operating Conditions unless otherwise noted)

			Max.		
Symbol	Parameter & Test Condition		-7	Unit	Note
ICC1	Operating Current RC RCMIN, RC CKMIN Active-precharge command cycling, without Burst Operation	1 bank operation	240	mA	1
ICC2P	Precharge Standby Current	t _{CK} = min.	7	mA	1
ICC2PS	<u>in P</u> ower Down Mode CS =VIH, CKE≤ VIL(max)	t _{CK} = Infinity	5	mA	1
ICC2N	Precharge Standby Current	t _{CK} = min.	58	mA	
ICC2NS	<u>in N</u> on-Power Down Mode CS =VIH, CKE≥ VIL(max)	t _{CK} = Infinity	48	mA	
ICC3N	No Operati <u>ng</u> Current	$CKE \ge V_{IH(MIN.)}$	75	mA	
ICC3P	tCK = min, CS = VIH(min) bank ; active state (4 banks)	CKE ≤ V _{IL(MAX.)} (Power down mode)	35	mA	
ICC4	Burst Operating Current t _{CK} = min Read/Write command cycling		170	mA	1,2
ICC5	Auto Refresh Current t _{CK} = min Auto Refresh command cycling		160	mA	1
ICC6	Self Refresh Current Self Refresh Mode, CKE≤ 0.2V		6	mA	

Notes:

These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of t_{CK} and t_{RC} . Input signals are changed one time during t_{CK} .

These parameter depend on output loading. Specified values are obtained with output open.



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

AC Characteristics 1,2, 3

V _{SS} =	V _{SS} = 0 V; V _{CC} = 3.3 V ± 0.3 V, t _T = 1 ns							
			Limit Values					
			-7					
#	Symbol	Parameter	Min.	Max.	Unit	Note		
Cloc	Clock and Clock Enable							
1	СК	Clock Cycle Time						
		CAS Latency = 3	7	-	ns			
		CAS Latency = 2	10	-	ns			
2	СК	Clock Frequency						
		CAS Latency = 3	-	143	MHz			
		CAS Latency = 2	_	100	MHZ			
3	AC	Access Time from Clock				2, 3		
		CAS Latency = 3	-	5.4	ns			
		CAS Latency = 2	-	6	ns			
4	CH	Clock High Pulse Width	2.5	-	ns			
5	CL	Clock Low Pulse Width	2.5	-	ns			
6	t T	Transition Time	0.3	1.5	ns			
Setu	p and Hold	Times						
7	t IS	Input Setup Time	1.5	_	ns	4		
8	t IH	Input Hold Time	0.8	_	ns	4		
9	t CKS	CKE Setup Time	1.5	_	ns	4		
10	СКН	CKE Hold Time	0.8	-	ns	4		
11	t MRD	Mode Register Set Command Cycle Time	2	_	CLK			
12	t SB	Power Down Mode Entry Time	0	7	ns			
13	t DS	Data-in Setup Time	1.5	_	ns			
14	t DH	Data-in Hold Time	0.8	_	ns			



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Common Parameters

	I T			1	1	1
15	RCD	Row to Column Delay Time	15	-	ns	5
16	l RP	Row Precharge Time		-	ns	5
17	t RAS	Row Active Time	45	100K	ns	5
18	t RC	Row Cycle Time	65	_	ns	5
19	t RRD	Activate(a) to Activate(b) Command Period	15	_	ns	5
20	t CCD	CAS(a) to CAS(b) Command Period	1	_	CLK	
21	t DPL	Data-in to Precharge Command for Manual precharge		_	CLK	
Refresh Cycle						
22	t REF	Refresh Period (8192 cycles)	_	64	ms	
23	t SREX	Self Refresh Exit Time	1	_	CLK	
Read Cycle						

			Limit Values					
			-7					
#	Symbol	Parameter	Min.	Max.	Unit	Note		
24	t OH	Data Out Hold Time	2.5	-	ns	2		
25	LZ	Data Out to Low Impedance Time	1	_	ns			
26	t HZ	Data Out to High Impedance Time	3	7	ns	6		
27	t DQZ	DQM Data Out Disable Latency	_	2	CLK			
Write	Write Cycle							
28	t WR	Write Recovery Time for Auto precharge	2	_	CLK			
29	t DQW	DQM Write Mask Latency	0	_	CLK			



Notes for AC Parameters:

- 1. For proper power-up see the operation section of this data sheet.
- 2. AC timing tests have $V_{IL} = 0.4V$ and $V_{IH} = 2.4V$ with the timing referenced to the 1.4 V crossover point. The transition time is measured between V_{IH} and V_{IL} . All AC measurements assume $t_T = 1$ ns with the AC output load circuit shown in Figure 1.



- 3. If clock rising time is longer than 1 ns, a time $(t_T/2 0.5)$ ns has to be added to this parameter.
- 4. If t_{T} is longer than 1 ns, a time $(t_{T} 1)$ ns has to be added to this parameter.
- 5. These parameter account for the number of clock cycle and depend on the operating frequency of the clock, as follows:

the number of clock cycle = specified value of timing period (counted in fractions as a whole number)

Self Refresh Exit is a synchronous operation and begins on the 2nd positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to tRC is satisfied once the Self Refresh Exit command is registered.

6. Referenced to the time which the output achieves the open circuit condition, not to output voltage levels.



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Timing Diagrams

- 1. Bank Activate Command Cycle
- 2. Burst Read Operation
- 3. Read Interrupted by a Read
- 4. Read to Write Interval
 - 4.1 Read to Write Interval
 - 4.2 Minimum Read to Write Interval
 - 4.3 Non-Minimum Read to Write Interval
- 5. Burst Write Operation
- 6. Write and Read Interrupt
 - 6.1 Write Interrupted by a Write
 - 6.2 Write Interrupted by Read
- 7. Burst Write & Read with Auto-Precharge
 - 7.1 Burst Write with Auto-Precharge
 - 7.2 Burst Read with Auto-Precharge
- 8. Burst Termination
 - 8.1 Termination of a Burst Write Operation
 - 8.2 Termination of a Burst Write Operation
- 9. AC- Parameters
 - 9.1 AC Parameters for a Write Timing
 - 9.2 AC Parameters for a Read Timing
- 10. Mode Register Set
- 11. Power on Sequence and Auto Refresh (CBR)
- 12. Power Down Mode
- 13. Self Refresh (Entry and Exit)
- 14. Auto Refresh (CBR)



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Timing Diagrams (Cont'd)

15. Random Column Read (Page within same Bank)

15.1 $\overline{\text{CAS}}$ Latency = 2

15.2 CAS Latency = 3

16. Random Column Write (Page within same Bank)

16.1 $\overline{\text{CAS}}$ Latency = 2

16.2 \overline{CAS} Latency = 3

17. Random Row Read (Interleaving Banks) with Precharge

17.1 $\overline{\text{CAS}}$ Latency = 2

17.2 \overline{CAS} Latency = 3

18. Random Row Write (Interleaving Banks) with Precharge

18.1 CAS Latency = 2

- 18.2 \overline{CAS} Latency = 3
- 19. Precharge Termination of a Burst

19.1 CAS Latency = 2

- 19.2 \overline{CAS} Latency = 3
- 20. Full Page Burst Operation
 - 20.1 Full Page Burst Read, CAS Latency = 2
 - 20.2 Full Page Burst Read, CAS Latency = 3
- 21. Full Page Burst Operation
 - 21.1 Full Page Burst Write, CAS Latency = 2
 - 21.2 Full Page Burst Write, \overline{CAS} Latency = 3



1. Bank Activate Command Cycle

(CAS latency = 3)



2. Burst Read Operation





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

3. Read Interrupted by a Read



4.1 Read to Write Interval





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

4.2 Minimum Read to Write Interval

(Burst Length = 4, \overline{CAS} latency = 2)



4.3 Non-Minimum Read to Write Interval

(Burst Length = 4, \overline{CAS} latency = 2, 3)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

5. Burst Write Operation



6.1 Write Interrupted by a Write





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

6.2 Write Interrupted by a Read





7.1 Burst Write with Auto-Precharge





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

7.2 Burst Read with Auto-Precharge





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

8.1 Termination of a Burst Read Operation





8.2 Termination of a Burst Write Operation

$(\overline{CAS} | atency = 2, 3)$





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)




512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Complete List of Operation Commands

SDRAM Function Truth Table

CURRENT STATE ¹	cs	RAS	CAS	WE	BS	Addr	ACTION
Idle	н	х	х	х	х	х	NOP or Power Down
	L	н	Н	н	х	Х	NOP
	L	н	Н	L	BS	Х	ILLEGAL ²
	L	н	L	Х	BS	Х	ILLEGAL ²
	L	L	Н	н	BS	RA	Row (&Bank) Active; Latch Row Address
	L	L	н	L	BS	AP	NOP ⁴
	L	L	L	H	Х	Х	Auto-Refresh or Self-Refresh ⁵
	L	L	L	L	Op-	Code	Mode reg. Access ⁵
Row Active	н	х	х	х	х	х	NOP
	L	н	н	х	х	Х	NOP
	L	н	L	н	BS	CA,AP	Begin Read; Latch CA; DetermineAP
	L	Н	L	L	BS	CA,AP	Begin Write; Latch CA; DetermineAP
	L	L	Н	н	BS	Х	ILLEGAL ²
	L	L	Н	L	BS	AP	Precharge
	L	L	L	х	х	Х	ILLEGAL
Read	Н	х	х	х	х	х	NOP (Continue Burst to End;>Row Active)
	L	н	н	н	х	х	NOP (Continue Burst to End;>Row Active)
	L	н	н	L	BS	х	Burst Stop Command > Row Active
	L	н	L	н	BS	CA,AP	Term Burst, New Read, DetermineAP ³
	L	н	L	L	BS	CA,AP	Term Burst, Start Write, DetermineAP ³
	L	L	н	н	BS	Х	ILLEGAL ²
	L	L	Н	L	BS	AP	Term Burst, Precharge
	L	L	L	х	Х	Х	ILLEGAL
Write	Н	х	х	х	х	х	NOP (Continue Burst to End;>Row Active)
White	L	Н	Ĥ	Н	X	x	NOP (Continue Burst to End;>Row Active)
	L	н	н	L	BS	X	Burst Stop Command > Row Active
	L	н	L	н	BS	CA,AP	Term Burst, Start Read, DetermineAP ³
	L	н	L	L	BS	CA,AP	Term Burst, New Write, DetermineAP ³
	L	L	н	н	BS	Х	ILLEGAL ²
	L	L	н	L	BS	AP	Term Burst, Precharge ³
	L	L	L	х	х	Х	ILLEGAL
Read	Н	х	х	х	х	х	NOP (Continue Burst to End;> Precharge)
with	L	Н	Ĥ	Н	x	x	NOP (Continue Burst to End;> Precharge)
Auto	L	н	н	L	BS	x	ILLEGAL ²
Precharge	L	н	L	H	BS	X	ILLEGAL ²
	L	н	L	L	X	X	ILLEGAL
	L	L	н	н	BS	X	ILLEGAL ²
	L	L	н	L	BS	AP	ILLEGAL ²
	L	L	L	х	х	х	ILLEGAL



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

SDRAM Function Truth Table (continued)

CURRENT STATE ¹	cs	RAS	CAS	WE	BS	Addr	ACTION
Write	н	х	Х	х	х	Х	NOP (Continue Burst to End;> Precharge)
with	L	н	н	н	Х	Х	NOP (Continue Burst to End;> Precharge)
Auto	L	Н	Н	L	BS	Х	ILLEGAL ²
Precharge	L	Н	L	Н	BS	Х	ILLEGAL ²
	L	Н	L	L	Х	Х	ILLEGAL
	L	L	Н	Н	BS	Х	ILLEGAL ²
	L	L	Н	L	BS	AP	ILLEGAL ²
	L	L	L	Х	Х	Х	ILLEGAL
Precharging	н	х	х	х	х	х	NOP;> Idle after tRP
	L	Н	Н	Н	Х	Х	NOP;> Idle after tRP
	L	Н	Н	L	BS	Х	ILLEGAL ²
	L	Н	L	Х	BS	Х	ILLEGAL ²
	L	L	Н	Н	BS	Х	ILLEGAL ²
	L	L	H	L	BS	AP	NOP ⁴
	L	L	L	Х	Х	Х	ILLEGAL
Row	н	Х	Х	Х	Х	Х	NOP;> Row Active after tRCD
Activating	L	Н	Н	н	Х	х	NOP;> Row Active after tRCD
	L	Н	Н	L	BS	х	ILLEGAL ²
	L	H	L	Х	BS	Х	ILLEGAL ²
	L	L	Н	H	BS	X	ILLEGAL ²
	L	L	Н	L	BS	AP	ILLEGAL ²
	L	L	L	Х	Х	Х	ILLEGAL
Write	Н	X	X	Х	Х	Х	NOP
Recovering	L	H	Н	H	X	X	NOP
	L	H	H	L	BS	X	ILLEGAL ²
	L	H L	L H	Х Н	BS BS	X X	ILLEGAL ² ILLEGAL ²
			н		BS	AP	ILLEGAL ²
	L		L	L X	X	X	ILLEGAL
5 4 11	-			-	1		
Refreshing	Н	X	X	Х	X	X	NOP;> Idle after tRC
	L	Н	Н	Н	X	X	NOP;> Idle after tRC
	L	H H	H	L X	X X	X X	ILLEGAL ILLEGAL
	L	L	L H	X	X	X	ILLEGAL
	L		L	X	X	X	ILLEGAL
Mode	H	X	X	X	X	X	NOP
Register	L	н	Н	Н	X	X	NOP
A	L	н	Н	L	X	X	ILLEGAL
Accessing	L	Н	L	X	X	X	ILLEGAL
	L	L	Х	Х	Х	Х	ILLEGAL



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Clock Enable (CKE) Truth Table:

STATE(n)	CKE n-1	CKE n	cs	RAS	CAS	WE	Addr	ACTION	
Self-Refresh ⁶	Н	Х	Х	Х	Х	Х	х	INVALID	
	L	н	н	Х	х	Х	Х	EXIT Self-Refresh, Idle after tRC	
	L	н	L	н	н	н	Х	EXIT Self-Refresh, Idle after tRC	
	L	Н	L	Н	Н	L	Х	ILLEGAL	
	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	NOP (Maintain Self-Refresh)	
Power-Down	Н	х	Х	Х	Х	Х	х	INVALID	
	L	Н	Н	Х	Х	Х	Х	EXIT Power-Down, > Idle.	
	L	н	L	н	н	н	Х	EXIT Power-Down, > Idle.	
	L	н	L	н	н	L	Х	ILLEGAL	
	L	Н	L	Н	L	Х	Х	ILLEGAL	
	L	Н	L	L	Х	Х	Х	ILLEGAL NOP (Maintain Low-Power Mode)	
	L	L	Х	Х	Х	Х	Х		
All. Banks	н	н	х	х	х	х	х	Refer to the function truth table	
ldle ⁷	н	L	н	Х	Х	Х	Х	Enter Power- Down	
	н	L	L	н	н	н	Х	Enter Power- Down	
	Н	L	L	Н	Н	L	Х	ILLEGAL	
	Н	L	L	Н	L	Х	Х	ILLEGAL	
	Н	L	L	L	Н	Х	Х	ILLEGAL	
	Н	L	L	L	L	Н	Х	Enter Self-Refresh	
	н	L	L	L	L	L	Х	ILLEGAL	
	L	L	Х	Х	Х	Х	Х	NOP	

Abbreviations:

RA = Row Address of Bank A	CA = Column Address of Bank A
RB = Row Address of Bank B	CB = Column Address of Bank B
RC = Row Address of Bank C	CC = Column Address of Bank C
RD = Row Address of Bank D	CD = Column Address of Bank D

BS = Bank Address AP = Auto Precharge

Notes for SDRAM function truth table:

- 1. Current State is state of the bank determined by BS. All entries assume that CKE was active (HIGH) during the preceding clock cycle.
- 2. Illegal to bank in specified state; Function may be legal in the bank indicated by BS, depending on the state of that bank.
- 3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
- 4. NOP to bank precharging or in Idle state. May precharge bank(s) indicated by BS (and AP).
- 5. Illegal if any bank is not Idle.
- 6. CKE Low to High transition will re-enable CLK and other inputs asynchronously. A minimum setup time must be satisfied before any command other than EXIT.
- 7. Power-Down and Self-Refresh can be entered only from the All Banks Idle State.
- 8. Must be legal command as defined in the SDRAM function truth table.



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Package Diagram

54-Pin Plastic TSOP-II (400 mil)



① Does not include plastic or metal protrusion of 0.15 max. per side

Unit in inches [mm]



512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

Package Diagram





512Mbit Single-Data-Rate (SDR) SDRAM 32Mx16(8M x 16 x 4 Banks)

PART NUMBERING SYSTEM

AS4C	32M16SA	7	T/B	C/I	Ν
DRAM	32M16=32Mx16 SA=SDRAM (A version)	7=143MHz	T = TSOP II B = FBGA	C=Commercial (0° C∼70° C) I=Industrial (-40° C∼85° C)	Indicates Pb and Halogen Free



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.