

1200 V Motion SPM® 2 Series

FNA23512A

Description

The FNA23512A is a Motion SPM 2 module providing a fully-featured, high-performance inverter output stage for AC induction, BLDC, and PMSM motors. These modules integrate optimized gate drive of the built-in IGBTs to minimize EMI and losses, while also providing multiple on-module protection features: under-voltage lockouts, over-current shutdown, temperature sensing, and fault reporting. The built-in, high-speed HVIC requires only a single supply voltage and translates the incoming logic- level gate inputs to high-voltage, high-current drive signals to properly drive the module's internal IGBTs. Separate negative IGBT terminals are available for each phase to support the widest variety of control algorithms.

Features

- UL Certified No. E209204 (UL1557)
- 1200 V 35 A 3-Phase IGBT Inverter, Including Control ICs for Gate Drive and Protections
- Low-Loss, Short-Circuit-Rated IGBTs
- Very Low Thermal Resistance Using Al₂O₃ DBC Substrate
- Built-In Bootstrap Diodes and Dedicated Vs Pins Simplify PCB Layout
- Separate Open–Emitter Pins from Low–Side IGBTs for Three–Phase Current Sensing
- Single–Grounded Power Supply Supported
- Built-In NTC Thermistor for Temperature Monitoring and Management
- Adjustable Over-Current Protection via Integrated Sense-IGBTs
- Isolation Rating of 2500 Vrms / 1 min.
- These Device is Halide Free and is RoHS Compliant

Applications

• Motion Control – Industrial Motor (AC 400 V Class)


Related Resources

- AN-9075 Users Guide for 1200 V SPM 2 Series
- AN-9076 Mounting Guide for New SPM 2 Package
- <u>AN-9079 Thermal Performance of 1200 V Motion SPM 2 Series</u> <u>by Mounting Torque</u>



SPMCA-A34 CASE MODFQ

MARKING DIAGRAM



FNA23512A = Specific Device Code \$Y = onsemi Logo &Z = Assembly Location &K = Lot Run Traceability Code &E = Designates Space &3 = Date Code (Year & Week)

ORDERING INFORMATION

See detailed ordering and shipping information on page 14 of this data sheet.

Integrated Power Functions

 1200 V – 35 A IGBT inverter for three-phase DC / AC power conversion (refer to Figure 2)

Integrated Drive, Protection and System Control Functions

- For Inverter High-Side IGBTs: gate-drive circuit, high-voltage isolated high-speed level-shifting control circuit, Under-Voltage Lock-Out Protection (UVLO), Available bootstrap circuit example is given in Figures 4 and 14.
- For inverter low-side IGBTs: gate-drive circuit, Short-Circuit Protection (SCP) control circuit, Under-Voltage Lock-Out Protection (UVLO)
- Fault signaling: corresponding to UV (low-side supply) and SC faults
- Input interface: active-HIGH interface, works with 3.3 / 5 V logic, Schmitt-trigger input

PIN CONFIGURATION




Figure 1. Top View

PIN DESCRIPTIONS

Pin No.	Pin Name	Pin Description
1	Р	Positive DC-Link Input
2	W	Output for W Phase
3	V	Output for V Phase
4	U	Output for U Phase
5	N _W	Negative DC-Link Input for W Phase
6	N _V	Negative DC-Link Input for V Phase
7	N _U	Negative DC-Link Input for U Phase
8	R _{TH}	Series Resistor for Thermistor (Temperature Detection)
9	V _{TH}	Thermistor Bias Voltage
10	V _{CC(L)}	Low-Side Bias Voltage for IC and IGBTs Driving
11	COM _(L)	Low-Side Common Supply Ground
12	IN _(UL)	Signal Input for Low-Side U Phase
13	IN _(VL)	Signal Input for Low-Side V Phase
14	IN _(WL)	Signal Input for Low-Side W Phase
15	V _{FO}	Fault Output
16	C _{FOD}	Capacitor for Fault Output Duration Selection
17	C _{SC}	Capacitor (Low-Pass Filter) for Short-Circuit Current Detection Input
18	R _{SC}	Resistor for Short-Circuit Current Detection
19	IN _(UH)	Signal Input for High-Side U Phase
20	COM _(H)	High-Side Common Supply Ground
21	V _{CC(UH)}	High-Side Bias Voltage for U Phase IC
22	$V_{BD(U)}$	Anode of Bootstrap Diode for U Phase High-Side Bootstrap Circuit
23	$V_{B(U)}$	High-Side Bias Voltage for U Phase IGBT Driving
24	V _{S(U)}	High-Side Bias Voltage Ground for U Phase IGBT Driving
25	IN _(VH)	Signal Input for High-Side V Phase
26	V _{CC(VH)}	High-Side Bias Voltage for V Phase IC
27	$V_{BD(V)}$	Anode of Bootstrap Diode for V Phase High-Side Bootstrap Circuit
28	V _{B(V)}	High-Side Bias Voltage for V Phase IGBT Driving
29	V _{S(V)}	High-Side Bias Voltage Ground for V Phase IGBT Driving
30	IN _(WH)	Signal Input for High-Side W Phase
31	V _{CC(WH)}	High-Side Bias Voltage for W Phase IC
32	V _{BD(W)}	Anode of Bootstrap Diode for W Phase High-Side Bootstrap Circuit
33	V _{B(W)}	High-Side Bias Voltage for W Phase IGBT Driving
34	V _{S(W)}	High-Side Bias Voltage Ground for W Phase IGBT Driving

INTERNAL EQUIVALENT CIRCUIT AND INPUT/OUTPUT PINS




Figure 2. Internal Block Diagram

- 1. Inverter high-side is composed of three normal-IGBTs, freewheeling diodes, and one control IC for each IGBT.
- 2. Inverter low-side is composed of three sense-IGBTs, freewheeling diodes, and one control IC for each IGBT. It has gate drive and protection functions.
- 3. Inverter power side is composed of four inverter DC-link input terminals and three inverter output terminals.

ABSOLUTE MAXIMUM RATINGS (T_J = 25°C, Unless Otherwise Specified)

Symbol	Parameter	Conditions			Rating	Unit
INVERTER	PART					
V _{PN}	Supply Voltage	Applied between P – N _U , N _V , N _W			900	V
V _{PN(Surge)}	Supply Voltage (Surge)	Applied between P - N _U , N _V , N _W			1000	V
V _{CES}	Collector - Emitter Voltage				1200	V
± I _C	Each IGBT Collector Current	T _C = 25°C, T _J ≤ 150°C (Note 4)			35	Α
± I _{CP}	Each IGBT Collector Current (Peak)	$T_C = 25^{\circ}C$, $T_J \le 150^{\circ}C$, Under 1 ms Pul (Note 4)		70	Α	
P _C	Collector Dissipation	T _C = 25°C per One Chip (Note 4)			171	W
TJ	Operating Junction Temperature				40 ~ 150	°C
CONTROL	PART					
V _{CC}	Control Supply Voltage	Applied between V _{CC(H)} , V _{CC(L)} – COM			20	V
V_{BS}	High-Side Control Bias Voltage	Applied between $V_{B(U)} - V_{S(U)}$, $V_{B(V)} - V_{S(W)}$	V _{S(V)} ,		20	V
V _{IN}	Input Signal Voltage	Applied between IN _(UH) , IN _(VH) , IN _(WH) , IN _(WH) , IN _(WL) – COM	Applied between $IN_{(UH)}$, $IN_{(VH)}$, $IN_{(WH)}$, $IN_{(UL)}$, $IN_{(VL)}$, $IN_{(WL)}$ – COM			V
V_{FO}	Fault Output Supply Voltage	Applied between V _{FO} – COM		-0.3 ∼ V _{CC} +0.		V
I _{FO}	Fault Output Current	Sink Current at V _{FO} pin		2		mA
V _{SC}	Current Sensing Input Voltage	Applied between C _{SC} – COM		-0.3	~ V _{CC} +0.3	V
BOOTSTRA	AP DIODE PART					
V_{RRM}	Maximum Repetitive Reverse Voltage				1200	V
I _F	Forward Current	T _C = 25°C, T _J ≤ 150°C (Note 4)		1.0		Α
I _{FP}	Forward Current (Peak)	T_C = 25°C, $T_J \le$ 150°C, Under 1 ms Pul (Note 4)	se Width		2.0	А
TJ	Operating Junction Temperature			-4	40 ~ 150	°C
TOTAL SYS	STEM					
V _{PN(PROT)}	Self Protection Supply Voltage Limit (Short Circuit Protection Capability)	$V_{CC} = V_{BS} = 13.5 \sim 16.5 \text{ V}, T_{J} = 150^{\circ}\text{C}$ $V_{CES} < 1200 \text{ V}, \text{Non-repetitive, } < 2 \mu\text{s}$	$V_{CC} = V_{BS} = 13.5 \sim 16.5 \text{ V}, T_J = 150^{\circ}\text{C}, V_{CES} < 1200 \text{ V}, Non-repetitive, < 2 \mu s$		800	
T _C	Module Case Operation Temperature	See Figure 1		-4	40 ~ 125	°C
T _{STG}	Storage Temperature		-4	40 ~ 125	°C	
V _{ISO}	Isolation Voltage	60 Hz, Sinusoidal, AC 1 Minute, Connection Pins to Heat Sink Plate			2500	V _{rms}
THERMAL I	RESISTANCE			_		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
R _{th(j-c)Q}	Junction-to-Case Thermal	Inverter IGBT part (per 1 / 6 module)	-	=	0.73	°C/W
	Resistance (Note 5)					

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Inverter FWD part (per 1 / 6 module)

1.26

°C/W

Resistance (Note 5)

 $R_{th(j-\underline{c})F}$

^{4.} These values had been made an acquisition by the calculation considered to design factor.

^{5.} For the measurement point of case temperature (T_C) , please refer to Figure 1.

ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$, Unless Otherwise Specified)

Sy	ymbol	Parameter	Test Cond	litions	Min.	Тур.	Max.	Unit
INVE	RTER PAF	RT						
Vo	$V_{CE(SAT)}$ Collector – Emitter Saturation Voltage $V_{CC} = V_{BS} = 15 \text{ V}$ $I_C = 35 \text{ A}, T_J = 25^{\circ}\text{C}$ $V_{IN} = 5 \text{ V}$		I _C = 35 A, T _J = 25°C	_	1.90	2.50	V	
	V _F	FWDi Forward Voltage	V _{IN} = 0 V	I _F = 35 A, T _J = 25°C	-	2.00	2.60	V
HS	t _{ON}	Switching Times	$V_{PN} = 600 \text{ V}, V_{CC} = 15 \text{ V}, I_{C}$	_C = 35 A,	0.70	1.20	1.80	μs
	t _{C(ON)}		$T_J = 25^{\circ}C$ $V_{IN} = 0 \text{ V} \leftrightarrow 5 \text{ V}$, Inductive I	Load	_	0.25	0.65	μs
	t _{OFF}		See Figure 4 (Note 6)		_	1.20	1.80	μs
	t _{C(OFF)}				_	0.15	0.55	μs
	t _{rr}				-	0.20	-	μs
LS	t _{ON}		$V_{PN} = 600 \text{ V}, V_{CC} = 15 \text{ V}, I_{C}$	_C = 35 A,	0.50	1.00	1.60	μS
	t _{C(ON)}		$T_J = 25^{\circ}C$ $V_{IN} = 0 \text{ V} \leftrightarrow 5 \text{ V}$, Inductive I	Load	_	0.30	0.70	μs
	t _{OFF}		See Figure 4 (Note 6)		_	1.40	2.00	μs
	t _{C(OFF)}				_	0.20	0.60	μs
	t _{rr}				-	0.25	-	μs
	I _{CES}	Collector - Emitter Leakage Current	V _{CE} = V _{CES}		_	-	5	mA

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product

performance may not be indicated by the Electrical Characteristics if operated under different conditions.

6. t_{ON} and t_{OFF} include the propagation delay time of the internal drive IC. t_{C(ON)} and t_{C(OFF)} are the switching time of IGBT itself under the given gate driving condition internally. For the detailed information, *please see Figure 3*.




Figure 3. Switching Time Definition




Figure 4. Example Circuit for Switching Test




Figure 5. Switching Loss Characteristics (Typical)




Figure 6. R-T Curve of Built-in Thermistor

BOOTSTRAP DIODE PART

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _F	Forward Voltage	I _F = 0.1 A, T _J = 25°C	ı	2.2	-	V
t _{rr}	Reverse – Recovery Time	I_F = 0.1 A, dI_F / dt = 50 A / μ s, T_J = 25°C	-	80	-	ns

CONTROL PART

Symbol	Parameter	Min	Conditions	Min.	Тур.	Max.	Unit
I _{QCCH}	Quiescent V _{CC} Supply Current	V _{CC(UH,VH,WH)} = 15 V, IN _(UH,VH,WH) = 0 V	$\begin{array}{c} V_{CC(UH)} - COM_{(H)}, \\ V_{CC(VH)} - COM_{(H)}, \\ V_{CC(WH)} - COM_{(H)} \end{array}$	-	-	0.15	mA
I _{QCCL}		V _{CC(L)} = 15 V, IN _(UL,VL, WL) = 0 V	$V_{CC(L)} - COM_{(L)}$	-	-	5.00	mA
IP _{CCH}	Operating V _{CC} Supply Current	V _{CC(UH,VH,WH)} = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High–Side	$ \begin{aligned} &V_{CC(UH)} - COM_{(H)}, \\ &V_{CC(VH)} - COM_{(H)}, \\ &V_{CC(WH)} - COM_{(H)} \end{aligned} $	-	-	0.30	mA
I _{PCCL}		V _{CC(L)} = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for Low–Side	V _{CC(L)} – COM _(L)	-	-	15.5	mA
I _{QBS}	Quiescent V _{BS} Supply Current	V _{BS} = 15 V, IN _(UH, VH, WH) = 0 V	$ \begin{array}{l} V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{array} $	-	-	0.30	mA
IPBS	Operating V _{BS} Supply Current	V _{CC} = V _{BS} = 15 V, f _{PWM} = 20 kHz, Duty = 50%, Applied to one PWM Signal Input for High–Side	$ \begin{array}{c} V_{B(U)} - V_{S(U)}, \\ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{array} $	-	-	12.0	mA
V _{FOH}	Fault Output Voltage	V _{CC} = 15 V, V _{SC} = 0 V, V _{FO} Circuit:	V _{CC} = 15 V, V _{SC} = 0 V, V _{FO} Circuit: 4.7 kn to 5 V Pull-up		-	-	V
V _{FOL}		V _{CC} = 15 V, V _{SC} = 1 V, V _{FO} Circuit:	4.7 kn to 5 V Pull-up	-	_	0.5	V
I _{SEN}	Sensing Current of Each Sense IGBT	V_{CC} = 15 V, V_{IN} = 5 V, P_{SC} = 0 Ω , No Connection of Shunt Resistor at $N_{U,V,W}$ Terminal	I _C = 35 A	-	36	-	mA
V _{SC(ref)}	Short Circuit Trip Level	V _{CC} = 15 V (Note 7)	C _{SC} - COM _(L)	0.43	0.50	0.57	V
I _{SC}	Short Circuit Current Level for Trip	R_{SC} = 16 Ω (± 1%), No Connection $N_{U,V,W}$ Terminal (Note 7)	of Shunt Resistor at	-	70	_	Α
UV _{CCD}	Supply Circuit Under- Voltage	Detection Level		10.3	_	12.8	V
UV _{CCR}	Protection	Reset Level		10.8	-	13.3	V
UV _{BSD}		Detection Level		9.5	_	12.0	V
UV _{BSR}		Reset Level		10.0	_	12.5	V
t _{FOD}	Fault-Out Pulse Width	C _{FOD} = Open	(Note 8)	50	_	-	ms
		C _{FOD} = 2.2 nF		1.7	_	-	ms
V _{IN(ON)}	ON Threshold Voltage	Applied between IN _(UH, VH, WH) – COM _(H) , IN _(UL, VL, WL) – COM _(L)		_	_	2.6	V
V _{IN(OFF)}	OFF Threshold Voltage			0.8	-	-	V
R _{TH}	Resistance of Thermistor	at T _{TH} = 25°C	See Figure 7	_	47	-	kn
		at T _{TH} = 100°C	(Note 9)	_	2.9	-	kn

Short-circuit current protection functions only at the low-sides because the sense current is divided from main current at low-side IGBTs. Inserting the shunt resistor for monitoring the phase current at N_U, N_V, N_W terminal, the trip level of the short-circuit current is changed.
 The fault-out pulse width t_{FOD} depends on the capacitance value of C_{FOD} according to the following approximate equation: t_{FOD} = 0.8 x 10⁶ x C_{FOD} [s].
 T_{TH} is the temperature of thermistor itself. To know case temperature (T_C), conduct experiments considering the application.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V _{PN}	Supply Voltage	Applied between P – N _U , N _V , N _W	300	600	800	V
V _{CC}	Control Supply Voltage	Applied between $V_{CC(H)} - COM_{(H)}$, $V_{CC(L)} - COM_{(L)}$	14.0	15.0	16.5	V
V _{BS}	High-Side Bias Voltage	$\begin{array}{c} \text{Applied between } V_{B(U)} - V_{S(U)}, \ V_{B(V)} - V_{S(V)}, \\ V_{B(W)} - V_{S(W)} \end{array}$	13.0	15.0	18.5	V
dV _{CC} / dt, dV _{BS} / dt	Control Supply Variation		-1	_	1	V/μs
t _{dead}	Blanking Time for Preventing Arm-Short	For Each Input Signal	2.0	_	-	μs
f _{PWM}	PWM Input Signal	$-40^{\circ}\text{C} \le \text{T}_{\text{C}} \le 125^{\circ}\text{C}, -40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 150^{\circ}\text{C}$	-	-	20	kHz
V _{SEN}	Voltage for Current Sensing	Applied between N _U , N _V , N _W – COM _(H,L) (Including Surge Voltage)	-5		5	V
PW _{IN(ON)}	Minimum Input Pulse Width	$V_{CC} = V_{BS} = 15 \text{ V}, I_C \le 70 \text{ A},$	2.0	-	-	μs
PW _{IN(OFF)}		Wiring Inductance between $N_{U, V, W}$ and DC Link N < 10 nH (Note 10)	2.0	-	-	
TJ	Junction Temperature		-40	_	150	°C

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

^{10.} This product might not make output response if input pulse width is less than the recommanded value.




Figure 7. Allowable Maximum Output Current

11. This allowable output current value is the reference data for the safe operation of this product. This may be different from the actual application and operating condition.

MECHANICAL CHARACTERISTISC AND RATINGS

Parameter	(Conditions			Max.	Unit
Device Flatness	See Figure 8	See Figure 8		_	+200	μm
Mounting Torque	Mounting Screw: M4	Recommended 1.0 N/m	0.9	1.0	1.5	N/m
	See Figure 9 Recommended 10.1 kg/cm	9.1	10.1	15.1	kg/cm	
Terminal Pulling Strength	Load 19.6 N	Load 19.6 N		_	_	s
Terminal Bending Strength	Load 9.8 N, 90 degrees Bend		2	_	_	times
Weight			-	50	-	g




Figure 8. Flatness Measurement Position




Figure 9. Mounting Screws Torque Order

12. Do not over torque when mounting screws. Too much mounting torque may cause DBC cracks, as well as bolts and Al heat–sink destruction.

13. Avoid one–sided tightening stress. Figure 9 shows the recommended torque order for the mounting screws. Uneven mounting can cause the DBC substrate of package to be damaged. The pre–screwing torque is set to 20 ~ 30% of maximum torque rating.

Time Charts of SPMs Protective Function




Figure 10. Under-Voltage Protection (Low-Side)

- a1 : Control supply voltage rises: after the voltage rises UV_{CCR}, the circuits start to operate when the next input is applied.
- a2: Normal operation: IGBT ON and carrying current.
- a3 : Under voltage detection (UV_{CCD}).
- a4: IGBT OFF in spite of control input condition.
- a5 : Fault output operation starts with a fixed pulse width according to the condition of the external capacitor CFOD.
- a6: Undervoltage reset (UV_{CCR}).
- a7: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.




Figure 11. Under-Voltage Protection (High-Side)

- $b1: Control\ supply\ voltage\ rises:\ After\ the\ voltage\ reaches\ UV_{BSR},\ the\ circuits\ start\ to\ operate\ when\ next\ input\ is\ applied.$
- b2: Normal operation: IGBT ON and carrying current.
- b3 : Under voltage detection (UV_{BSD}).
- b4 : IGBT OFF in spite of control input condition, but there is no fault output signal.
- b5 : Under voltage reset (UV_{BSR}).
- b6: Normal operation: IGBT ON and carrying current by triggering next signal from LOW to HIGH.




Figure 12. Short-Circuit Current Protection (Low-Side Operation only)

(with the external sense resistance and RC filter connection)

- c1 : Normal operation: IGBT ON and carrying current.
- c2: Short-circuit current detection (SC trigger).
- c3: All low-side IGBT's gate are hard interrupted.
- c4: All low-side IGBTs turn OFF.
- c5 : Fault output operation starts with a fixed pulse width according to the condition of the external capacitor CFOD.
- c6: Input HIGH: IGBT ON state, but during the active period of fault output, the IGBT doesn't turn ON.
- c7: Fault output operation finishes, but IGBT doesn't turn on until triggering next signal from LOW to HIGH.
- c8: Normal operation: IGBT ON and carrying current.

Input/Output Interface Circuit




Figure 13. Recommended MCU I/O Interface Circuit

14.RC coupling at each input might change depending on the PWM control scheme used in the application and the wiring impedance of the application's printed circuit board. The input signal section of the Motion SPM 2 product integrates 5 kΩ (typ.) pull–down resistor. Therefore, when using an external filtering resistor, please pay attention to the signal voltage drop at input terminal.





Figure 14. Typical Application Circuit


- 15. To avoid malfunction, the wiring of each input should be as short as possible (less than 2 3 cm).
- 16.V_{FO} output is an open-drain type. This signal line should be pulled up to the positive side of the MCU or control power supply with a resistor that makes I_{FO} up to 2 mA. Please refer to Figure 13.
- 17. Fault out pulse width can be adjust by capacitor C₅ connected to the C_{FOD} terminal.
- 18. Input signal is active–HIGH type. There is a 5 kΩ resistor inside the IC to pull–down each input signal line to GND. RC coupling circuits should be adopted for the prevention of input signal oscillation. R₁C₁ time constant should be selected in the range 50 ~ 150 ns (recommended R₁ = 100 Ω, C₁ = 1 nF).
- 19. Each wiring pattern inductance of point A should be minimized (recommend less than 10 nH). Use the shunt resistor R₄ of surface mounted (SMD) type to reduce wiring inductance. To prevent malfunction, wiring of point E should be connected to the terminal of the shunt resistor R₄ as close as possible.
- 20. To insert the shunt resistor to measure each phase current at N_U, N_V, N_W terminal, it makes to change the trip level I_{SC} about the short-ciruit current.
- 21. To prevent errors of the protection function, the wiring of points B, C, and D should be as short as possible. The wiring of B between C_{SC} filter and R_{SC} terminal should be divided at the point that is close to the terminal of sense resistor R₅.
- 22. For stable protection function, use the sense resistor R₅ with resistance variation within 1% and low inductance value.
- 23. In the short–circuit protection circuit, select the R_6C_6 time constant in the range 1.0 ~ 1.5 μ s. R_6 should be selected with a minimum of 10 times larger resistance than sense resistor R_5 . Do enough evaluaiton on the real system because short–circuit protection time may vary wiring pattern layout and value of the R_6C_6 time constant.
- 24. Each capacitor should be mounted as close to the pins of the Motion SPM 2 product as possible.
- 25. To prevent surge destruction, the wiring between the smoothing capacitor C_7 and the P & GND pins should be as short as possible. The use of a high–frequency non–inductive capacitor of around 0.1 ~ 0.22 μ F between the P & GND pins is recommended.
- 26. Relays are used at almost every systems of electrical equipments at industrial application. In these cases, there should be sufficient distance between the CPU and the relays.
- 27. The zener diode or transient voltage suppressor should be adopted for the protection of ICs from the surge destruction between each pair of control supply terminals (recommanded Zener diode is 22 V / 1 W, which has the lower zener impedance characteristic than about 15 Ω). 28. C₂ of around 7 times larger than bootstrap capacitor C₃ is recommended.
- 29. Please choose the electrolytic capacitor with good temperature characteristic in C₃. Also, choose 0.1 ~ 0.2 μF R-category ceramic capacitors with good temperature and frequency characteristics in C₄.

PACKAGE MARKING AND ORDERING INFORMATION

Device	Device Marking	Package	Packing	Quantity
FNA23512A	FNA23512A	SPMCA-A34	Rail	6

SPM is registered trademark of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries.





DOCUMENT NUMBER:	T NUMBER: 98AON13565G Electronic versions are uncontrolled except when accessed directly from the Document Reposition Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.					
DESCRIPTION:	SPMCA-A34 / 34LD, PDD	STD, DBC DIP TYPE	PAGE 1 OF 1			

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

D) PACKAGE SURFACE VOID SHALL NOT

EXCEED 2.3 x 2.3 x 1.0mm

E) () IS REFERENCE

LAND PATTERN RECOMMENDATIONS

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT: Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT North American Technical Support: Voice Mail: 1 800–282–9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative