



IQS269A DATASHEET

8 Channel capacitive touch and proximity controller with additional Hall-effect and inductive sensing abilities.

1 Device Overview

The **IQS269A** ProxFusion[®] IC is an 8-channel self/mutual-capacitive proximity and touch controller with best in class sensitivity, signal to noise ratio and power consumption. In addition, the device offers mixed sensing abilities such as Hall- and inductive sensing. Other features include automatic tuning and differential offset compensation for sense electrodes.

1.1 Main Features

- > Highly flexible 8-channel ProxFusion® controller
- Each channel can be configured with connections to up to 8 external connections OR one internal option
- > 8 external sensor pad connections:
 - Self/Mutual-Capacitive sensors
 - Self/Mutual Inductive sensors
 - Dedicated reference sensor mode for environmental / mechanically sensitive designs
- > Internal sensor option:
 - Hall-sensor
- > Serial scanning (Single ProxFusion® engine) up to 8 time-slots
- > Built-in basic functions:
 - Automatic tuning
 - Noise filtering
 - Differential measurements (reference channels)
 - Debounce & hysteresis
 - Dual direction trigger indication
- > Built-in user-interface options
 - Slider (up to 8 elements each) with co-ordinate output, flick/swipe/tap detection
 - Up to two sliders may be defined
 - Integrated measurement set for capacitance calculation
- > Wide Range of Capacitance Detection, Wide Electrode Range of 0 to 200 pF
- > Multiple custom signal level event triggers (e.g. proximity, touch, deep touch)
- > Capacitive resolution: down to 0.02fF
- > Automatic reference channel UIs for temperature and mechanical effects. Assign a reference channel to any single or group of sensing channels
- Options for reduced RF emissions for integration in RF sensitive environments (wide range of charge transfer frequency options)
- > I²C Interface with RDY interrupt line
- > Event mode (including reduced interrupt options: blocking & hysteresis)
- Assign a touch flag state of any channel to a dedicated GPIO (default: active low, open drain)





- > Dedicated address selection pin
- > Special pre-programmed options:
 - Standalone operation on power-up (low-power single button touch)
 - Active high output (push-pull)
 - Timed long-press output (pulse after 5 second touch)
- > Supply voltage: 1.8V (-2%) to 3.6V
- > **Package options:** QFN16 (3 x 3 x 0.8mm), WLCSP-16 (1.62 x 1.62 x 0.5mm)

1.2 Applications

- > SAR compliance in mobile devices
- > Wear detection
- > Multi-slider & button designs
- > Low power wake-up buttons / proximity
- > HALL dock detection

1.3 Description

The IQS269A is a low-power microcontroller that features ProxFusion® technology for high-end proximity and touch applications. The IQS269A provides a highly integrated capacitive-touch solution with flexibility, unique combination sensing and long-term stability. The solution is specifically aimed at providing an accurate output to ensure safety and performance in mobile electronics.







1.4 Block Diagram



- The IQS269A has one main power pair of VDDHI and VSS that supplies digital and analog modules. Recommended bypass and decoupling capacitors are shown in Table 7.1
- VREG is the decoupling capacitor of the ProxFusion® regulator. The recommended value for the required decoupling capacitor is 4.7 μF, with a maximum ESR of ≤200 mΩ. Recommended VDDHI and VREG capacitor pairing is shown in section 7.3.5
- Add 100nF and 100pF to both VDDHI and VREG as required to ensure immunity against high frequency interference.
- See schematic diagram (section 7.2) for further and precise recommended circuit details.





Contents

IQS269A DATASHEET	1
1 DEVICE OVERVIEW	1
1.1 MAIN FEATURES. 1.2 APPLICATIONS. 1.3 DESCRIPTION. 1.4 BLOCK DIAGRAM	2 2
2 TERMINAL CONFIGURATION AND FUNCTION	6
2.1 WLCSP16 PIN DIAGRAM	6
2.2 QFN16 PIN DIAGRAM	
2.3 PIN ATTRIBUTES	
2.4 SIGNAL DESCRIPTIONS	
3 SPECIFICATIONS	8
3.1 Absolute Maximum Ratings	
3.1.1 ESD Ratings	8
3.1.2 Recommended Operating Conditions	8
3.1.3 Current Consumption	
3.1.5 Reset Levels	
3.1.6 Miscellaneous Timings and Parameters	
3.1.7 Digital I/O Characteristics	
3.1.8 I ² C Characteristics	
4 DETAILED DESCRIPTION	11
4.1 Overview	11
4.2 Peripherals	
4.2.1 ProxFusion®	
4.3 USER INTERFACE OPTIONS	
4.3.1 Default Option ('00')	
4.3.2 TWS Option ('D0')	
4.3.3 Additional Non-standard Programmable Options	.13
4.4 IDENTIFICATION	14
4.4.1 Revision Identification	
4.4.2 WLCSP16 Device Identification	
4.4.3 QFN16 Device Identification	.14
5 I ² C INTERFACE	15
5.1 I ² C Module Specification	15
5.2 I ² C Address	15
5.3 I ³ C Compatibility	15
5.4 I ² C Read	15
5.5 I ² C Write	16
5.6 STOP-BIT DISABLE OPTION	
5.6.1 RDY Line Behaviour for Different Device Versions	.17
5.7 WATCHDOG TIME-OUT	17
5.8 CLOCK STRETCHING AND FORCING COMMUNICATIONS	
5.8.1 IQS269A Clock Stretching During a Communication Window (RDY Low)	
5.8.2 Clock Stretching When MCU Polls IQS269A Without Waiting for RDY Event	.18
6 I ² C MEMORY MAP – REGISTER DESCRIPTIONS	20
7 APPLICATIONS, IMPLEMENTATION AND LAYOUT	24





7.1 TECHNOLOGY FUNDAMENTALS	
7.3 LAYOUT FUNDAMENTALS	. 25
7.3.1 Power Supply Decoupling 7.3.2 Transient Signal Management	
7.3.3 ProxFusion® Peripheral	26
7.3.4 VREG 7.3.5 Recommended VREG and VDDHI capacitor ratio	
7.3.6 ESD Protection	27
7.3.7 Self-capacitance Electrode Design	
8 POWER MODE DESCRIPTION	. 28
8.1 Normal Power (NP) Mode	
8.2 LOW POWER (LP) MODE	
8.3 Ultra-low Power (ULP) Mode	
9 HOW TO SETUP A HALL EFFECT SENSOR	
10 HOW TO USE HALL BIN VALUES	
10.1 Overview	
10.2 CALIBRATION PROCESS	
11 HOW TO CONFIGURE SLIDERS	. 33
11.1 Registers to Configure	. 33
11.1 REGISTERS TO CONFIGURE	. 33 . 33
11.1 REGISTERS TO CONFIGURE 11.2 GESTURE DESCRIPTIONS 11.2.1 Tap	. 33 . 33 33
11.1 REGISTERS TO CONFIGURE 11.2 GESTURE DESCRIPTIONS 11.2.1 Tap 11.2.2 Flick 11.2.3 Swipe	. 33 . 33 33 33 33
11.1 REGISTERS TO CONFIGURE	. 33 . 33 33 33 33 33
11.1 REGISTERS TO CONFIGURE 11.2 GESTURE DESCRIPTIONS 11.2.1 Tap 11.2.2 Flick 11.2.3 Swipe	. 33 . 33 33 33 33 33
11.1 REGISTERS TO CONFIGURE 11.2 GESTURE DESCRIPTIONS 11.2.1 Tap 11.2.2 Flick 11.2.3 Swipe 11.2.4 Hold 12 REFERENCE CHANNEL UIS 12.1 REFERENCE CHANNEL RESEED UI (DEFAULT)	. 33 . 33 33 33 33 33 34 . 35 . 35
 11.1 REGISTERS TO CONFIGURE	. 33 . 33 33 33 33 34 . 35 . 35
 11.1 REGISTERS TO CONFIGURE	. 33 . 33 33 33 33 34 . 35 . 35 . 35 . 36
 11.1 REGISTERS TO CONFIGURE 11.2 GESTURE DESCRIPTIONS. 11.2.1 Tap. 11.2.2 Flick 11.2.3 Swipe 11.2.4 Hold 12 REFERENCE CHANNEL UIS 12.1 REFERENCE CHANNEL RESEED UI (DEFAULT) 12.2 REFERENCE CHANNEL BLOCKING UI 12.3 REFERENCE CHANNEL TRACKING UI 13 ORDERING INFORMATION	. 33 . 33 33 33 34 . 35 . 35 . 35 . 36 . 37
 11.1 REGISTERS TO CONFIGURE	. 33 . 33 33 33 34 . 35 . 35 . 35 . 36 . 37
 11.1 REGISTERS TO CONFIGURE	. 33 . 33 33 33 33 34 . 35 . 35 . 35 . 35 . 36 . 37 . 38 . 38
 11.1 REGISTERS TO CONFIGURE 11.2 GESTURE DESCRIPTIONS. 11.2.1 Tap. 11.2.2 Flick 11.2.3 Swipe 11.2.4 Hold 12 REFERENCE CHANNEL UIS 12.1 REFERENCE CHANNEL RESEED UI (DEFAULT) 12.2 REFERENCE CHANNEL BLOCKING UI 12.3 REFERENCE CHANNEL TRACKING UI 12.3 REFERENCE CHANNEL TRACKING UI 13 ORDERING INFORMATION 14 PACKAGE SPECIFICATION 14.1 PACKAGE OUTLINE DESCRIPTION – WLCSP16 14.2 PACKAGE OUTLINE DESCRIPTION – QFN16 	. 33 . 33 33 33 33 33 33 33
 11.1 REGISTERS TO CONFIGURE	. 33 . 33 33 33 33 33 33 33





2 Terminal Configuration and Function

2.1 WLCSP16 Pin Diagram



Pin no.	Signal name	Pin no.	Signal name
A1	CRX6	C1	VDDHI
A2	CRX2	C2	GPIO3
A3	CRX0	C3	SDA
A4	CRX5	C4	VSS
B1	CRX4	D1	ADDR / GPIO4
B2	CRX1	D2	SCL
B3	CRX3	D3	RDY
B4	CRX7	D4	VREG

Area name	Signal name	Area name	Signal name
HR (internal)	HALL RIGHT (FW setting: CRX0)	HL (internal)	HALL LEFT (FW setting: CRX1)

Figure 2.1 16-pin WLCSP Package (Top view)



2.2 QFN16 Pin Diagram

Pin no.	Signal name	Pin no. Signal nam	
1	GPIO3	9	CRX3
2	ADDR / GPIO4	10	CRX5
3	VDDHI	11	CRX7
4	CRX6	12	VSS
5	CRX4	13	VREG
6	CRX2	14	RDY
7	CRX1	15	SDA
8	CRX0	16	SCL
		17	TAB - floating

Area name	Signal name	Area name	Signal name
HR (internal)	HALL RIGHT (FW setting: CRX0)	HL (internal)	HALL LEFT (FW setting: CRX1)

Figure 2.2 16-pin QFN Package (Top view)



2.3 Pin Attributes

Table 2.1 Pin Attributes

Pin no.		Olemal memo	Circulture 1	Signal typo1 Puffor typo		Reset state after
WLCSP16	QFN16	Signal name	Signal type ¹	Buffer type		BOR ²
A1	4	CRX6	Analog	LVCMOS	VREG	High-Z
A2	6	CRX2	Analog	LVCMOS	VREG	High-Z
A3	8	CRX0	Analog	LVCMOS	VREG	High-Z
A4	10	CRX5	Analog	Analog	VREG	High-Z
B1	5	CRX4	Analog	LVCMOS	VREG	High-Z
B2	7	CRX1	Analog	LVCMOS	VREG	High-Z
B3	9	CRX3	Analog	LVCMOS	VREG	High-Z
B4	11	CRX7	Analog	Analog	VREG	High-Z
C1	3	VDDHI	Р	Power	N/A	High-Z
C2	1	GPIO3	I/O	LVCMOS	VDDHI	High-Z
C3	15	SDA	I/O	LVCMOS	VDDHI	High-Z
C4	12	VSS	Р	Power	N/A	High-Z
D1	2	ADDR / GPIO4	I/O	LVCMOS	VDDHI	High-Z
D2	16	SCL	I/O	LVCMOS	VDDHI	High-Z
D3	14	RDY	0	LVCMOS	VDDHI	High-Z
D4	13	VREG	0	Power	VDDHI	High-Z
	17	ТАВ	Floating	N/A	N/A	N/A

2.4 Signal Descriptions

Table 2.2 Signal Descriptions

Function	Signal name	Pin no.		Pin	Description	
Function	WLCSP16 QFN16 type		Description			
	CRX6	A1	4	I/O		
	CRX2	A2	6	I/O		
	CRX0	A3	8	I/O		
Dreveland	CRX5	A4	10	I/O		
ProxFusion®	CRX4	B1	5	I/O	ProxFusion® channel	
	CRX1	B2	7	I/O		
	CRX3	B3	9	I/O		
	CRX7	B4	11	I/O		
GPIO	ADDR / GPIO4	D1	2	I/O	I ² C address selection (0x44 default, 0x45 with GPIO4 to VSS) / CH0 touch and hold PULSE	
	GPIO3	C2	1	I/O	Custom Touch Out / Sync In	
	SCL	D2	16	I/O	l ² C clock	
I ² C	SDA	C3	15	I/O	l²C data	
	RDY (IRQ)	D3	14	0	I ² C event mode interrupt	
	VDDHI	C1	3	Р	Power supply	
Power	VREG	D4	13	0	ProxFusion® regulator external decoupling capacitor	
	VSS	C4	12	Р	Power ground	

¹ Signal Types: I = Input, O = Output, I/O = Input or Output

 2 High-Z = High-impedance with Schmitt trigger and pullup or pulldown (if available) disabled





3 Specifications

3.1 Absolute Maximum Ratings

	Min	Max	Unit
Voltage applied at VDDHI pin to VSS	-0.3	+3.6	V
Voltage applied to any ProxFusion® pin	-0.3	VREG	V
Voltage applied to any other pin (referenced to VSS)	-0.3	VDDHI + 0.3 (3.6V max)	V
Storage temperature, T _{stg}	-40	125	°C

3.1.1 ESD Ratings

			Value	Unit
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ¹	±4000	
$V_{(\text{ESD})}$	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ²	±500	V

3.1.2 Recommended Operating Conditions

		min	nom	max	Unit
V _{VDDHI_IN}	Supply voltage applied at VDDHI pin	1.764		3.6	V
V _{VREG_OUT}	Regulator output at VREG	1.62		1.7	V
VSS	Supply voltage applied at VSS pin		0		V
T _A	Operating free-air temperature	-40		85	°C
C _{VDDHI}	Recommended capacitor at VDDHI ³	1 ⁴	2.2	10	μF
C _{VREG}	Recommended external buffer capacitor at VREG, ESR≤ 200mΩ	0.8	4.7	10	μF
CELECTRODE	Maximum capacitance of all external electrodes on all ProxFusion® blocks	N/A		200	pF

3.1.3 Current Consumption

Table 3.1 Power Consumption for a Multi-channel Application (TWS)

$\label{eq:constraint} \begin{array}{c} \underline{\text{Device setup:}} \\ f_{\text{SYS}} = 16\text{MHz} \\ \text{CH0} \ [wake-up] = self (500\text{kHz}, 512 \text{ target}); \\ \text{CH1} \ [wear] = self (500\text{kHz}, 512 \text{ target}); \\ \text{CH2} \ [reference] = self (500\text{kHz}, 512 \text{ target}); \\ \text{CH7} \ [unipolar] = Hall \ (4\text{MHz}; 512 \text{ target}) \end{array}$							
Event mode: No activation	u	Α	Report timing:				
Operating voltage:	3.3V 1.8V						
Normal Power Mode	185 184 16ms						
Low Power Mode	Low Power Mode 21 19 160ms						
Ultra-Low Power Mode 8.8 6.5 CH0: 160ms Ultra-Low Power Mode 8.8 6.5 (ULP update rate = 16*160ms = 2,56s)							
Halt Mode	2.9	1.3	No sampling / Sleep				

 3 A capacitor tolerance of $\pm 20\%$ or better is required

⁴ See section 7.3.5 to select an appropriate value for your application. Select 2.2uF for general use and evaluation

 $^{^1}$ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Pins listed as ± 4000 V may actually have higher performance.

 $^{^2}$ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Pins listed as ±500 V may actually have higher performance.



Table 3.2 Power Consumption for a Multi-channel Application (TWS) and Optimized Touch Wake-up

Device setup: f _{SYS} = 16MHz CH0 [wake-up] = self (500kHz, 192 target); CH1 [wear] = self (500kHz, 512 target); CH2 [reference] = self (500kHz, 512 target); CH7 [unipolar] = Hall (4MHz; 320 target)									
Event mode: No activation	Event mode: No activation uA Report timing:								
Operating voltage:	3.3V	1.8V							
Normal Power Mode	162	161	16ms						
Low Power Mode	18	17	160ms						
Ultra-Low Power Mode	6.5	4.9	CH0: 160ms (ULP update rate = 16*160ms = 2,56s)						
Halt Mode									

Table 3.3 Power Consumption for a Multi-channel Application (TWS) with Optimized Touch and Lower SystemFrequency

$\begin{tabular}{lllllllllllllllllllllllllllllllllll$									
Event mode: No activation	u	Α	Report timing:						
Operating voltage:	3.3V	1.8V							
Normal Power Mode	174	172	16ms						
Low Power Mode	21	19	160ms						
Ultra-Low Power Mode	5.5	3.9	CH0: 160ms (ULP update rate = 16*160ms = 2,56s)						
Halt Mode	2.9	1.3	No sampling / Sleep						

3.1.4 Timing and Switching Characteristics

3.1.5 Reset Levels

		Min	Тур	Max	Unit
V _{BOR, safe}	Safe BOR power down level ¹	0.6			V
V _{VDDHI_BOD}	Power-up/down level (Reset trigger) – slope > 100V/s			1.7	V
V _{VREG BOD}	Power-up/down level (Reset trigger) – slope > 100V/s			1.55	V

3.1.6 Miscellaneous Timings and Parameters

		Min	Тур	Max	Unit
f _{xfer}	Charge transfer frequency (derived from f _{SYS})	-2%		+2%	N/A
Isleep	Sleep mode current			1	uA
t _{WDT16}	Watchdog timer for f _{SYS} =16MHz	30	33	36	ms
t _{WDT4}	Watchdog timer for f _{SYS} =4MHz	118	131	145	ms

¹ A safe BOR can be correctly generated only if VDDHI drops below this voltage before it rises.





3.1.7 Digital I/O Characteristics

		min	nom	max	Unit
V _{IL}	Input low level voltage	VSS - 0.3		0.3 * VDDHI	V
VIH	Input high level voltage	0.7 * VDDHI		VDDHI +0.3	
V _{OL}	Output low level voltage (@10mA)			0.3	V
V _{OH}	Output low level voltage (@5mA)	VDDHI- 0.3			V

3.1.8 I²C Characteristics

Specified over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	VDDHI	MIN	ТҮР	MAX	UNIT
f _{sys}	s System clock frequency 15.68 16 16.32				16.32	MHz	
f _{SCL}	SCL clock frequency		1.8 V, 3 V	0	•	400	kHz
t _{HD,STA}	Hold time (repeated) START	f _{SCL} = 100 kHz f _{SCL} > 100 kHz	1.8 V, 3 V	4.0 0.6			μs
t _{su,sta}	Setup time for a repeated START	f _{SCL} = 100 kHz f _{SCL} > 100 kHz	1.8 V, 3 V	4.7 0.6			μs
t _{HD,DAT}	Data hold time		1.8 V, 3 V	1.8 V, 3 V 0			ns
t _{SU,DAT}	Data setup time		1.8 V, 3 V	250			ns
t _{su,sto}	Setup time for STOP	f _{SCL} = 100 kHz f _{SCL} > 100 kHz	1.8 V, 3 V	4.0 0.6		μs	
t _{SP}	Pulse duration of spikes suppressed by input filter	N/A	1.8 V, 3 V	No pulse suppression filter		ns	



Figure 3.1 I²C Mode Timing



4 Detailed Description

4.1 Overview

The IQS269A solution boasts an integrated charge-transfer ProxFusion® technology coupled a lowpower flexible MCU. The IQS269A features up to 8 self/projected-capacitance channels with proximity sensing (down to 0.02-fF resolution). This flexible solution offers custom combinations of sensing channels including dedicated tracking channels for environmental and material effects.

4.2 Peripherals

4.2.1 ProxFusion®

The ProxFusion® module detects the capacitance changed with a charge-transfer method. In lowest power modes, the ProxFusion® module can periodically wake the CPU based on a ProxFusion® timer source. The ProxFusion® module supports the following proximity-sensing capability:

- Up to 8 ProxFusion® individual sensors composed of a single analogue ProxFusion® block. This block consists of 8 I/Os, and sensing is executed sequentially in 8 time-slots.
- Each timeslot (channel) can be configured to do self-capacitance measurements on a single I/O or projected capacitance measurement on a pair of I/Os
- Each channel can be configured to be a self-contained measurement channel or pair with other channels as a reference measurement for mechanical or temperature effects.
- Supports a wake-on-proximity state machine.
- Processing logic to perform normal filter calculation and optimized threshold detection for mobile device SoCs (multiple levels and interrupt frequency limiting).
- Automated processing for custom differential pairs (reference measurement channels) when sensor traces are exposed to temperature sensitive materials or mechanical variation.





4.3 User Interface Options

User interface options refer to "pre-programmed" OTP (one-time-programmable) options for the IQS269A. See <u>ordering information</u>. These options will cause the IC to power-up in a specific state.

4.3.1 Default Option ('00')

In default, the IQS269A will start with:

- No sensing active (All Cx sensor pins will be inactive)
- Sensor processor will be waiting for initialization
- The IRQ (RDY) pin will indicate windows for communication from master
- GPIO3 will be touch output for CH0 (once IC reset is acknowledged ACK RESET)
- and GPIO4 will be an input to adjust the <u>I²C address</u>.

4.3.2 TWS Option ('D0')

In the TWS option, the IQS269A will start with:

- Sensing active on CRX0, assigned to CH0, 160ms sampling rate (All other CRX sensor pins will be inactive)
- Sensor processor will be sensing while waiting for initialization
- The RDY pin will indicate windows for communication from master
- GPIO3 will be touch output for CH0 from the POR event
- and GPIO4 will output a single pulse for indication of a prolonged touch (>5seconds) on CH0
- Known issue and workaround: see in appendix



Figure 4.1 Alternative Standalone POR Protocol

GPIO3 will give a direct, active high output of the touch response on the CRX0 pin. GPIO4 will serve as a delayed single output pulse, only sending an active high pulse when the touch condition lasts for 5 seconds.

With this user interface running on CRX0, the IC is still fully usable in the I²C mode with RDY indications for IC initialization and normal runtime use.





4.3.3 Additional Non-standard Programmable Options

- Ordering code example: IQS269AzzCSR (special order MOQs apply)
- First "z" (right side): Bank0 bits 7,6,1,0 [IQS269AzzCSR]
- Second "z" (left side): Bank5 bits 3,2,1,0 [IQS269AzzCSR]
- Bank 1-4 is accessible for custom calibration data

OTP Bank	Bit 7	6	5	4	3	2	1	Bit 0	
Bank 0	f _{SYS} =4MHz not 16MHz	Sleep during RDY low		I ² C addres	I ² C address				
Bank 1 (loaded to 0x35 offset 0)		HALL bin (Left – Cx1) HALL bin (Right – Cx0)							
Bank 2 (loaded to 0x35 offset 1)		Reserved							
Bank 3 (loaded to 0x36 offset 0)				Res	served				
Bank 4 (loaded to 0x36 offset 1)				Res	served				
Bank 5		Res	erved	rved GPIO4 output GPIOs PP Startup type					
Bank 6		Res	erved			Rese	erved		
Bank 7		Res	erved			Rese	erved		

General options (special order):

Bank0 [1:0]:

- 00: 0x44 (if Bank5 [3] cleared: GPIO4 pull-down = address 0x45)
- 01: 0x45 (if Bank5 [3] cleared: GPIO4 pull-down = address 0x44)
- 10: 0x46 (if Bank5 [3] cleared: GPIO4 pull-down = address 0x47)
- 11: 0x47 (if Bank5 [3] cleared: GPIO4 pull-down = address 0x46)

Start-up type (special order):

Bank5 [1:0]:

- 00: No conversions wait for host to setup
- 01: One touch channel active (most sensitive)
- 10: One touch channel active (less sensitive)
- 11: One touch channel active (least sensitive)

Bank5 [2]:

- 0: Open drain (active low)
- 1: Push-pull (active high)

Bank5 [3]:

- 0: GPIO4 for address
- 1: GPIO4 for touch and hold output





4.4 Identification

4.4.1 Revision Identification

The device revision information is included as part of the top-side marking on the device package as shown below. The hardware revision is also stored as shown in the table below:

Description	Address	offset 0	offset 1
Product number, Version number (2 bytes)	00h	0x4F – IQS269A	0x01 – device version 0 (pre-production) 0x02 – device version 1 (production - obsolete) 0x03 – device version 2 and 3 (production)
Hardware revision, Minor FW revision (2 bytes)	01h	0x0D or 0x4D – device version 2 0x2D or 0x6D – device version 3	

4.4.2 WLCSP16 Device Identification

The device type can be identified from the top-side marking on the device package as shown below:

	269A = device name (IQS269)
269A	zz = configuration / xx = batch code (AA, AB ZZ)
zzxx vppp	v = IC version number (0 – Pre-production, 1 – Production obsolete, 2 – Production, 3,4 – Production; see PCNs)
•	ppp = product code
	• = Pin A1 indicator

4.4.3 QFN16 Device Identification

The device type can be identified from the top-side marking on the device package as shown below:







5 I²C Interface

5.1 I²C Module Specification

The device supports a standard two wire I²C interface with the addition of an RDY (ready interrupt) line. The communications interface of the IQS269A supports the following:

- *Fast-mode (Fm)* standard I²C up to 400kHz.
- Streaming data as well as event mode.
- The master may address the device at any time. If the IQS269A is not in a communication window, address polling will be acknowledged immediately with minimal clock stretching.
- The provided interrupt line (RDY) is an open-drain active low implementation and indicates a communication window.

The IQS269A implements 8bit addressing with 2 bytes at each address. Two consecutive read/writes are required in this memory map structure. The two bytes at each address will be referred to as "byte 0" and "byte 1".

5.2 I²C Address

The IQS269A (order code: IQS269A00CSR / IQS269A00QNR) offers 2 address options:

- Default: 0x44
 - Float GPIO4 (Internal pull-up defined)
- Alternate: 0x45
 - GND GPIO4

Other address options exist on special request. Please contact Azoteq.

The order codes: IQS269AD0CSR / IQS269AD0QNR have a fixed I²C address of 0x44 with no alternate option.

5.3 I³C Compatibility

This device is not compatible with an I³C bus due to clock stretching allowed for data retrieval.

5.4 I²C Read

To read from the device a *current address read* can be performed. This assumes that the addresscommand is already setup as desired.

Current Address Read

5	Start	Control byte		Data n		Data n+1		Stop
	s	Addr + READ	ACK		ACK		NACK	S

Figure 5.1 Current Address Read

If the address-command must first be specified, then a *random read* must be performed. In this case, a WRITE is initially performed to setup the address-command, and then a repeated start is used to initiate the READ section.





Random Read



Figure 5.2 Random Read

5.5 I²C Write

To write settings to the device a *Data Write* is performed. Here the Address-Command is always required, followed by the relevant data bytes to write to the device.

Data Write

Start	Control byte		Address- Command		Data n		Data n+1		Stop
S	Addr + WRITE	ACK		ACK		ACK		ACK	S

Figure 5.3 I²C Data Write

5.6 Stop-bit Disable Option

For specific I²C master limitations, the IQS269A offers the following:

- I²C settings register (0xF2) for stop-bit disable functionality,
- The "stop bit disable" bit for ignoring the I²C stop condition from the master. This "ignore" will keep the communication window open.
- The "I²C end window" condition bit making it possible to set the "stop-bit enable" only once.
 - The command will cause the communication window to close only at the next stopbit sent from the master.
 - The benefit from using this command is that the "stop-bit disable" does not need to be enabled again at the next communication window.
 - All settings written before and after setting this bit will be applied as long as it is written before any stop bit is sent from the master.
- The RDY timeout period register (0x85, offset 0) can be used for an automatic time-out. The timer will start from the last byte on the bus. In this case no intervention from the master is required to end the communications window.

Customers using an MCU with a binary serial-encoder peripheral which is not fully I²C compatible (but provide some crude serial communication functions) can use this option to configure the IQS269A so that any auto generated stop command from the serial peripheral can be ignored by the IQS269A I²C hardware. This will restrict the IQS269A from immediately exiting a communication window during event mode (reduced communication only for events) until all required communication has been completed and a stop command can correctly be transmitted. Please refer to the figures below for serial data transmission examples.

Please note:

- 1. Stop-bit disable and I²C end window condition clearing must be performed at the beginning and of a communication window. The first I²C register to be written to ensure no unwanted communication window termination.
- Leaving the Stop-bit disabled will result in successful reading and writing of registers but will not execute any commands written over I²C in a communication window being terminated after a RDY timeout and with no IQS recognised stop command.





- 3. The default RDY timeout period for IQS269A is purposefully long (10.24ms) for slow responding MCU hardware architectures. Please set this register according to your requirements/preference.
- 4. Use the I²C end window condition (0xF2, bit7) to purposefully terminate at the next stop-bit condition generated by the master.
- 5. For any following I²C communication windows, repeat the sequence of first clearing the I²C end window condition (0xF2, bit7) to prevent exit of the communication window before reading data from applicable event and channel registers.

Stop-bit disable and clear I²C end window condition (bit7)

Communication window open	Start Control DVIE			lgnored stop	Continue with reads / writes				
RDY = ↓LOW	S	Addr + WRITE	ACK	0xF2	ACK	0x40	ACK	S	

Figure 5.4 I²C Stop-bit disable and clear I²C end window condition

Read data of register 0xF2

Reads / Writes finished	Start	Control byte		Address- Command		Start	Control byte	Read data		lgnored stop	Communication window still open
	S	Addr + WRITE	ACK	0xF2	АСК	S	Addr + READ	0x??	NACK	s	RDY = _LOW

Figure 5.5 Read and retain data of register 0xF2

Modify-write register 0xF2

Continue	Start	Control byte		Address- Command		Retain 0xF2 & set end I ² C window (bit7)		Stop	Communication window closed
	S	Addr + WRITE	АСК	0xF2	АСК	0x?? 0x80	ACK	s	RDY = ↑HIGH

Figure 5.6 Modify-write register 0xF2 to end the communication window

5.6.1 RDY Line Behaviour for Different Device Versions

The IQS269A RDY line behaviour will differ for device version 2 and 3.

- In IQS269A v2, the RDY signal will remain low (even if Stop conditions is issued and ignored by IQS269A) and will only go high after an *I2C end window* command have been issued (or RDY timeout is reached).
- In IQS269A v3, the RDY signal will toggle high immediately when a Stop condition is issued (regardless of using stop condition handling active) but the communication window (internally at IQS269A) will remain open. The I2C end comms command (0xF2 = 0xC1) will close the communication window (or the window will also close if the RDY timeout is reached).

5.7 Watchdog Time-out

The IQS269A is designed to do a watchdog reset if:

- I²C stuck during transmission (number of clock pulses is not a multiple of 9)
- IQS269A was addressed but no further communication initiated, ie, no I²C events happen (no data, no stop or no start)
- I²C bus remain low shortly after POR





- I²C reset command is called.
- Program flow does not execute as expected (or goes wrong due to something like damaged ROM memory)

The IQS269A program flow waits and does NOT reset in the following cases:

- If VREG does not stabilize
- If the zero-cross sync UI is running and there is no sync signal
- If the IC is in test mode (for IC testing or IC OTP programming)

5.8 Clock Stretching and Forcing Communications

Communications with the IQS269A can be forced by addressing the IQS269A and waiting for an acknowledgement (ACK) to be returned after clock stretching the host. The following situations will result in forced communications:

5.8.1 IQS269A Clock Stretching During a Communication Window (RDY Low)

When the RDY signal is already low, to report periodic sampled data (streaming mode) or to indicate an event occurrence (event mode), the IQS269A will stretch the clock line (SCL) after the master has written the address command byte to the device. The clock stretch can be attributed to the IQS269A loading data from the buffer. Clock stretching will be induced each time configuring a new address command byte occurs. The timing diagram for this occurrence is shown below in Figure 5.7.



5.8.2 Clock Stretching When MCU Polls IQS269A Without Waiting for RDY Event

The IQS269A will stretch the clock if the master addresses the device outside of a communication window (RDY high). Interrupting the device during ongoing sensor conversions, data processing or inactive (sleep) states will result in slightly longer clock stretching while the IQS269A terminates the task at hand and prepares the communication peripheral to respond. The timing diagram for the event is shown in Figure 5.8 below.



Figure 5.8 Clock Stretching During Inactive Communication (RDY high) Before Opening a Communication Window





Table 5.2 Clock Stretching	Periods During Inactive	Communications	(RDY high)
Tuble 0.2 Clock Officiening	T chous During muchic	, communications	(i the i i iiigii)

	Typical	Maximum	Unit
Clock_stretch	250	300	μs





6 I²C Memory Map – Register Descriptions

Table 6.1 IQS269A Register Map Summary

Full address	Group name	ltem nam	ne (offset 0) – 8bits)					ltem nan	ne (offset	: 1 – 8bits	5)					Data Access
0x00	Version Info	Bit 7 Product n	umber						Bit 0	Bit 7 Software	version						Bit 0	Read-
		0x4F – 10										link for so	ftware rev	rision deta	ails			Only Read-
0x01	-		e number								V revision							Only Read-
			sion info" lin	k for so	ftware revis	sion detai	ls						ftware rev	rision det:	ails			Only Read-
0x02	Global flags		lags & Pow								vent flags							Only Read-
UNU2		-	Reserved		Power mo	de	ATI in	EVENT	ULP				RESERV	GES-	DEEP-	тоисн	PROX	Only Read-
		Reset	i tesci ved		(see reg 0 5:4)				UPDATE		OTOTEN	ENCE CHAN- NEL	ED	TURE	TOUCH	rooon		Only
0x03	<u>Slider event</u> flags	Gesture (Slider1 & S	Slider 0)	, in the second s					Reserved	1							Read- Only
		FLICK NEG 1	FLICK F POS 1	HOLD_1		FLICK NEG 0		HOLD_0	TAP_0									Read- Only
0x04	Channel states		Proximity	state						Channels 0x86)	Proximit	y directior	n state (for	r bi-direct	ional trigg	ers – enat	ole in	Read- Only
		CH7 (bit 7	$7) \rightarrow CH0 ($	bit 0)						CH7 (bit	$7) \rightarrow CHC$) (bit 0)						Read- Only
0x05		Channels	Touch stat	te						Channels	в Deep To	ouch state						Read- Only
		CH7 (bit	$7) \rightarrow CH0$	(bit 0)						CH7 (bit	$7) \rightarrow CHC$) (bit 0)						Read- Only
0x06		Reference	e channels	actively	used					Reserved	ł							Read- Only
		CH7 (bit	(bit 7) \rightarrow CH0 (bit 0)															
0x07	-	Reserved	1							Reserved	ł							Only Read-
																		Only Read-
			IGNIFICAN							MOST SI								Only
0x08	Raw Counts & LTA		D COUNTS		,	,							NEL 0 (M	·				Read- Only
0x09			ERM AVER			. ,							HANNEL (. ,				Read- Only
0x0A		FILTERE	D COUNTS	S CHAN	NEL 1 (LSE	3)				FILTERE	D COUN	TS CHAN	NEL 1 (M	SB)				Read- Only
0x0B		LONG TE	ERM AVER	AGE CH	IANNEL 1	(LSB)				LONG TE	ERM AVE	RAGE CH	HANNEL 1	I (MSB)				Read- Only
0x0C		FILTERE	D COUNTS	S CHAN	NEL 2 (LSE	3)				FILTERED COUNTS CHANNEL 2 (MSB)								
0x0D		LONG TE	ERM AVER	AGE CH	ANNEL 2	(LSB)				LONG TERM AVERAGE CHANNEL 2 (MSB)								Read- Only
0x0E		FILTERE	D COUNTS	S CHAN	NEL 3 (LSE	3)				FILTERE	D COUN	TS CHAN	NEL 3 (M	SB)				Read- Only
0x0F	1	LONG TE	ERM AVER	AGE CH	IANNEL 3	(LSB)				LONG TE	ERM AVE	RAGE CH	HANNEL 3	3 (MSB)				Read- Only
0x10	1	FILTERE	D COUNTS	S CHAN	NEL 4 (LSE	3)				FILTERED COUNTS CHANNEL 4 (MSB)								Read- Only
0x11		LONG TE	ERM AVER	AGE CH	ANNEL 4	(LSB)				LONG TERM AVERAGE CHANNEL 4 (MSB)								
0x12	1	FILTERE	D COUNTS	S CHAN	NEL 5 (LSE	3)				FILTERED COUNTS CHANNEL 5 (MSB)								
0x13		LONG TE	ERM AVER	AGE CH	ANNEL 5	(LSB)				LONG TE	ERM AVE	RAGE CH	HANNEL 5	5 (MSB)				Only Read- Only
0x14		FILTERE	D COUNTS	S CHAN	NEL 6 (LSE	3)				FILTERE	D COUN	TS CHAN	NEL 6 (M	SB)				Read- Only
0x15	1	LONG TE	ERM AVER	AGE CH	ANNEL 6	(LSB)				LONG TE	ERM AVE	RAGE CH	HANNEL 6	6 (MSB)				Read- Only
0x16	-	FILTERE	D COUNTS	S CHAN	NEL 7 (LSE	3)				FILTERE	D COUN	TS CHAN	NEL 7 (M	SB)				Read- Only
0x17	-	LONG TE	ERM AVER	AGE CH	ANNEL 7	(LSB)				LONG TE	ERM AVE	RAGE CH	HANNEL 7	7 (MSB)				Read-
0x18	Channel Deltas	DELTA C	OUNTS CH	HANNEL	0 (LSB)					DELTA C	OUNTS	CHANNE	0 (MSB)					Only Read-
0x19	(Signed value – 2's complement)	DELTA C	OUNTS CH	HANNEL	1 (LSB)					DELTA C	OUNTS	CHANNE	_ 1 (MSB)					Only Read-
0x1A	-	DELTA C	OUNTS CH	HANNEL	2 (LSB)					DELTA C	OUNTS	CHANNE	2 (MSB)					Only Read-
0x1B	1	DELTA C	OUNTS CH	HANNEL	3 (LSB)					DELTA C	OUNTS	CHANNE	_ 3 (MSB)					Only Read-
0x1C	1	DELTA C	OUNTS CH	HANNEL	4 (LSB)					DELTA C	OUNTS	CHANNE	_ 4 (MSB)					Only Read-
0x1D	4	DELTA C	OUNTS CH	HANNEL	5 (LSB)					DELTA C	OUNTS	CHANNE	_ 5 (MSB)					Only Read-
0x1E	4	DELTA C	OUNTS CH	HANNEL	6 (LSB)					DELTA C	OUNTS	CHANNE	_ 6 (MSB)	1				Only Read-
0x1F	-	DELTA C	OUNTS CH	HANNEL	. 7 (LSB)					DELTA C	OUNTS	CHANNE	_ 7 (MSB)	1				Only Read-
<u> </u>					. /								、 -/					Only



IQ Switch[®] ProxFusion[®] Series



Full address	Group name	ltem nar	ne (offse	t 0 – 8bits	i)			Item na	ne (offse	t 1 – 8bits	5)					Data Access
		Bit 7					Bit 0	Bit 7							Bit 0	
0x20	Reference			ANNEL DE			Weight applied)			ANNEL D			0 (CH0 W	/eight anr	olied)	Read-
0,20	channel deltas	(LSB)					weight applied)	(MSB)						reigint app	lieu)	Only
0x21			NCE CH	ANNEL DE	ELTA of CHANN	EL 1 (CH1	Weight applied)		ENCE CH	ANNEL D	ELTA of C	CHANNEL	1 (CH1 W	/eight app	olied)	Read-
0x22	(the reference channel affects	(LSB)					Weight applied)	(MSB)					2 (CH2 W	loight onr	aliad)	Only Read-
0.822	the channel LTA	(LSB)					weight applied)	(MSB)			ELIAOIC			reigint app	pileu)	Only
0x23	by this delta amount when the		NCE CH	ANNEL DE	ELTA of CHANN	EL 3 (CH3	Weight applied)		ENCE CH	ANNEL D	ELTA of C	CHANNEL	3 (CH3 W	/eight app	plied)	Read-
0x24	channel is in	(LSB)			ELTA of CHANN		Weight applied)	(MSB)			ELTA of (4 (CH4 W	leight ann	nlied)	Only Read-
0724	proximity or	(LSB)					weight applied)	(MSB)					4 (0114 11	Cigin app	silcu)	Only
0x25	touch)		NCE CH	ANNEL DE	ELTA of CHANN	EL 5 (CH5	Weight applied)	REFERE (MSB)	ENCE CH	ANNEL D	ELTA of C	CHANNEL	5 (CH5 W	/eight app	plied)	Read- Only
0x26	Signed value, 2's	(LSB) REFERE	NCE CH	ANNEL DE	ELTA of CHANN	EL 6 (CH6	Weight applied)		ENCE CH	ANNEL D	ELTA of C	HANNEL	6 (CH6 W	/eight app	olied)	Read-
	complement	(LSB)				•	,	(MSB)					•	• • •	,	Only
0x27		REFERE (LSB)	INCE CH	ANNEL DE	ELTA of CHANN	EL 7 (CH7	Weight applied)	REFERE (MSB)	ENCE CH	ANNEL D	ELTA of C	CHANNEL	7 (CH7 W	/eight app	plied)	Read- Only
0x28	Reserved	Reserve	d					(MOD)								Read-
0x29]															Only
0x2A 0x2B	-															
0x2C	1															
0x2D																
0x2E 0x2F	-															
0x30	Slider output	SLIDER	0 COORI	DINATE				SLIDER	1 COORE	DINATE (N	A for IQS	6269A D0	option – 5	second t	timer)	Read-
0.04							(4) 50 (Only
0x31 0x32	Capacitance Measurement	Contact	Azoteq to	r details oi	n implementation	i. Use GUI	(Azoteq PC software	e) where c	apacitanc	e values i	need to be	e analyzed	1.			Read- Only
0x33	Data															0,
0x34								-								L
0x35 0x36	Calibration data	HALL bir Reserve	n HL (left) d	plate)	HALL	bin HR (ric	(ht plate)	Reserve Reserve								Read-
0x80	PMU and															Univ
			iode gene	ral setting	s					& comman	ds					Only Read-
Į.	System settings							General	settings &	1		A	OND		OMD.	Read- Write
	<u>System settings</u>	Main	Enable	Auto	Power mode		pdate rate (multiples LP sampling rate)	General Slider UI	settings & Advan-	Event	Advan-	Advan- ced ⁴	CMD: REDO-	CMD: SOFT-	CMD: ACK-	Read- Write Read-
	<u>System settings</u>	Main oscillator change	Enable CH0 ultra low	Auto power mode	Power mode selection (whe auto mode	n of U '000' –	LP sampling rate) 2, '001' – 4, '010' – 8	General Slider UI is '0' Flick or	settings & Advan- ced ²	1	Advan-	Advan- ced ⁴	CMD: REDO- ATI	CMD: SOFT- RESET	CMD: ACK- RESET	Read- Write
	<u>System settings</u>	Main oscillator change '0' – 16	Enable CH0 ultra low power	Auto power mode switching	Power mode selection (whe auto mode switching is	n of U '000' – '011' –	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101'	General Slider UI is '0' Flick or '1' Swipe	settings & Advan- ced ²	Event mode '0' Disable, '1'	Advan-		REDO- ATI	SOFT-	ACK- RESET	Read- Write Read-
	<u>System settings</u>	Main oscillator change	Enable CH0 ultra low power '(ULP)	Auto power mode	Power mode selection (whe auto mode switching is disabled) '00' – NP	n of U '000' – '011' –	LP sampling rate) 2, '001' – 4, '010' – 8	General Slider UI is '0' Flick or	settings & Advan- ced ²	Event mode '0'	Advan-		REDO-	SOFT- RESET	ACK-	Read- Write Read-
	<u>System settings</u>	Main oscillator change '0' – 16 MHz, '1	Enable CH0 ultra low power '(ULP)	Auto power mode switching '0' enable '1'	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP	n of U '000' – '011' –	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' -	General Slider UI is '0' Flick or '1' Swipe (Flick	settings & Advan- ced ²	Event mode '0' Disable, '1'	Advan-		REDO- ATI (Define channels to ATI in	SOFT- RESET	ACK- RESET (Clears "Show reset" –	Read- Write Read- Write
	<u>System settings</u>	Main oscillator change '0' – 16 MHz, '1	Enable CH0 ultra low power '(ULP)	Auto power mode switching '0'	Power mode selection (whe auto mode switching is disabled) '00' – NP	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' -	General Slider UI is '0' Flick or '1' Swipe (Flick requires	settings & Advan- ced ²	Event mode '0' Disable, '1'	Advan-		REDO- ATI (Define channels to ATI in reg 0x8B	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02	Read- Write Read- Write
	System settings	Main oscillator change '0' – 16 MHz, '1 – 4MHz	Enable CH0 ultra low power (ULP) mode	Auto power mode switching '0' enable '1'	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' -	General Slider UI is '0' Flick or '1' Swipe (Flick requires release)	settings & Advan- ced ²	Event mode '0' Disable, '1' Enable	Advan- ced ³		REDO- ATI (Define channels to ATI in	SOFT- RESET	ACK- RESET (Clears "Show reset" –	Read- Write Read- Write
0x81	System settings	Main oscillator change '0' – 16 MHz, '1	Enable CH0 ultra low power (ULP) mode	Auto power mode switching '0' enable '1'	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' -	General Slider UI is '0' Flick or '1' Swipe (Flick requires release)	settings & Advan- ced ²	Event mode '0' Disable, '1'	Advan- ced ³		REDO- ATI (Define channels to ATI in reg 0x8B	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit	Read- Write Read- Write Read-
0x81		Main oscillator change '0' – 16 MHz, '1 – 4MHz Active C	Enable CH0 ultra low power (ULP) mode	Auto power mode switching '0' enable '1' disable	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' -	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou	settings & Advan- ced ²	Event mode '0' Disable, '1' Enable	Advan- ced ³ ttings	ced ⁴	REDO- ATI (Define channels to ATI in reg 0x8B byte 1)	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit	Read- Write Read- Write Read- Write Read-
0x81		Main oscillator change '0' – 16 MHz, '1 – 4MHz Active C CH7 (bit	Enable CH0 ultra low power '(ULP) mode hannels $(7) \rightarrow CH$	Auto power mode switching '0' enable '1' disable	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP '11' – Halt mod	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren	Advan- ced ² Int and L1 Filter gth LP	Event mode '0' Disable, '1' Enable	Advan- ced ³ ttings tt Filter gth LP	Ced ⁴	REDO- ATI (Define channels to ATI in reg 0x8B byte 1)	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP	Read- Write Read- Write Read- Write Read- Write
0x81		Main oscillator change '0' – 16 MHz, '1 – 4MHz Active C CH7 (bit Channel	Enable CH0 ultra low power '(ULP) mode hannels $(7) \rightarrow CH$	Auto power mode switching '0' enable '1' disable	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP '11' – Halt mod	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' -	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren	Advan- ced ² Int and L1 Filter gth LP	Event mode '0' Disable, '1' Enable	Advan- ced ³ ttings tt Filter gth LP	Ced ⁴	REDO- ATI (Define channels to ATI in reg 0x8B byte 1)	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP	Read- Write Read- Write Read- Write Read- Write Read-
		Main oscillator (hange '0' – 16 MHz, '1 – 4MHz Active C CH7 (bi Channel byte 2) CH7 (bi	Enable CH0 uitra low power '(ULP) mode hannels t 7) \rightarrow CH Reseed I t 7) \rightarrow CH	Auto power mode switching '0' enable '1' disable 0 (bit 0)	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP '11' – Halt mod	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren Global e Power	Settings &	Event mode '0' Disable, '1' Enable A filter se Cour Stren k (prevent	Advan- ced ³ ttings tt Filter gth LP	LTA Stren ving event Gesture	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP	Read- Write Read- Write Read- Write Read- Write Read- Write Read-
		Main oscillator change '0' – 16 MHz, '1 – 4MHz Active C CH7 (bii Channel byte 2)	Enable CH0 uitra low power '(ULP) mode hannels t 7) \rightarrow CH Reseed I t 7) \rightarrow CH	Auto power mode switching '0' enable '1' disable 0 (bit 0)	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP '11' – Halt mod	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren Global e Power Mode	Settings &	Event mode '0' Disable, '1' Enable 'A filter se Cour Stren k (prevent Refer- ence	Advan- ced ³ ttings tt Filter gth_LP the follow	LTA Stren ring event Gesture (egSwipu	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write
0x82		Main oscillatoi change '0' – 16 MHz, '1 – 4MHz Active C CH7 (bii Channel byte 2) CH7 (bii Default:	Enable CH0 ultra low power (ULP) mode t7) → CH Reseed I t7) → CH t7) → CH	Auto power mode switching '0' enable '1' disable 0 (bit 0) Enable (Er 0 (bit 0)	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP '11' – Halt mod	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren Global e Power Mode Change	Settings &	Event mode '0' Disable, '1' Enable A filter se Cour Stren k (prevent Refer- ence channel	Advan- ced ³ ttings tt Filter gth_LP the follow	LTA Stren ving event Gesture	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write Read-
0x82	(continued)	Main oscillator change '0' – 16 MHz, '1 – 4MHz Active C CH7 (bit Channel byte 2) CH7 (bit Default: Normal p	Enable CH0 ultra low spower (ULP) mode hannels t 7) \rightarrow CH Reseed I t 7) \rightarrow CH 0xFF	Auto power mode switching '0' enable '1' disable 0 (bit 0) Enable (Er 0 (bit 0) ort rate	Power mode selection (whe auto mode switching is disabled) '00' – NP '10' – LP '10' – ULP '11' – Halt mod	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren Global e Power Mode Change Low pow	settings & Advan- ced ² Int and L1 Filter gth LP vent mas System (eg ATI, RESET) er report i	Event mode '0' Disable, '1' Enable A filter se Cour Stren k (prevent Refer- ence channel rate	Advan- ced ³ ttings tt Filter gth LP the follow Reserve	LTA Stren ring event Gesture (egSwipu	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write
0x82	(continued)	Main oscillator change '0' – 16 MHz, '1 – 4MHz Active C CH7 (bit Channel byte 2) CH7 (bit Default: Normal p	Enable CH0 ultra low spower (ULP) mode hannels t 7) \rightarrow CH Reseed I t 7) \rightarrow CH 0xFF	Auto power mode switching '0' enable '1' disable 0 (bit 0) Enable (Er 0 (bit 0)	Power mode selection (whe auto mode switching is disabled) '00' – NP '10' – LP '10' – ULP '11' – Halt mod	n of U '000' – '011' – – 64,	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren Global e Power Mode Change Low pow	settings & Advan- ced ² Int and L1 Filter gth LP vent mas System (eg ATI, RESET) er report i	Event mode '0' Disable, '1' Enable A filter se Cour Stren k (prevent Refer- ence channel	Advan- ced ³ ttings tt Filter gth LP the follow Reserve	LTA Stren ring event Gesture (egSwipu	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read-
0x82 0x83	(continued)	Main oscillator change '0' – 16 MHz, '1 – 4MHz Active C CH7 (bir Channel byte 2) CH7 (bir Default: Normal p	Enable CH0 ultra low power ((ULP) mode hannels $T7) \rightarrow CH$ Reseed I $T7) \rightarrow CH$ 0xFF power rep s (4 - 240)	Auto power mode switching 0' enable 1' disable 0 (bit 0) Enable (Er 0 (bit 0) ort rate	Power mode selection (whe auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP '11' – Halt mod	n of U '000' - '011' - - 64, le	LP sampling rate) 2, '001' – 4, '010' – 8 16, '100' – 32, '101' '110' – 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw coL LTA Stren Global e Power Mode Change Low pow 0-255ms	settings & Advan- ced ² Int and L1 Filter gth LP vent mas System (eg ATI, RESET) er report i	Event mode '0' Disable, '1' Enable A filter se Cour Stren k (prevent Refer- ence channel rate	Advan- ced ³ ttings tt Filter gth LP the follow Reserve	LTA Stren ring event Gesture (egSwipu	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write
0x82 0x83	(continued)	Main oscillator change '0' – 16 MHz, '1 - 4MHz Active C CH7 (bir Channel byte 2) CH7 (bir Default: Normal p 0-255m: Ultra-low periodic	Enable CH0 ultra low power ((ULP) mode hannels t 7) \rightarrow CH x Reseed B t 7) \rightarrow CH 0xFF s (4 - 240 y power rep update of	Auto power mode switching '0' enable '1' disable 0 (bit 0) Enable (Er 0 (bit 0) ort rate ms recomm	Power mode selection (whe auto mode switching is disabled) '00' – NP '10' – LP '10' – ULP '11' – Halt mod	n of U '000' - '011' - - 64, le	LP sampling rate) 2, '001' - 4, '010' - 8 16, '100' - 92, '101' '110' - 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren Global e Power Mode Change Low pow 0-255ms	settings & Advan- ced ² int and L1 Filter gth LP vent mas (eg ATI, RESET) er report i (4 - 240n node time	Event mode '0' Disable, '1' Enable 'A filter see Cour Strenk k (prevent Refer- ence channel rate	Advan- ced ³ ttings tt Filter gth LP the follow Reserve	LTA Stren ring event Gesture (egSwipu	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write
0x82 0x83	(continued)	Main oscillator change '0' – 16 MHz, '1 - 4MHz Active C CH7 (bir Channel byte 2) CH7 (bir Default: Normal p 0-255m: Ultra-low periodic	Enable CH0 ultra low power (ULP) mode hannels $(7) \rightarrow CH$ Reseed I $(7) \rightarrow CH$ 0xFF power rep s (4 - 240	Auto power mode switching '0' enable '1' disable 0 (bit 0) Enable (Er 0 (bit 0) ort rate ms recomm	Power mode selection (whe auto mode switching is disabled) '00' – NP '10' – LP '10' – ULP '11' – Halt mod	n of U '000' - '011' - - 64, le	LP sampling rate) 2, '001' - 4, '010' - 8 16, '100' - 92, '101' '110' - 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw cou LTA Stren Global e Power Mode Change Low pow 0-255ms	settings & Advan- ced ² Int and L1 Filter gth LP vent mas System (eg ATI, RESET) er report (4 - 240n	Event mode '0' Disable, '1' Enable 'A filter see Cour Strenk k (prevent Refer- ence channel rate	Advan- ced ³ ttings tt Filter gth LP the follow Reserve	LTA Stren ring event Gesture (egSwipu	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write
	(continued)	Main oscillator change '0' – 16 MHz, '1 - 4MHz Active C CH7 (bir Channel byte 2) CH7 (bir Default: Normal p 0-255m: Ultra-low periodic	Enable CH0 ultra low power (ULP) mode $(T) \rightarrow CH$ Reseed I t 7) $\rightarrow CH$ 0xFF power rep s (4 - 240 r power rep update of - 4080ms	Auto power mode switching '0' enable '1' disable 0 (bit 0) Enable (Er 0 (bit 0) ort rate ms recomm	Power mode selection (whe auto mode switching is disabled) '00' – NP '10' – LP '10' – ULP '11' – Halt mod	n of U '000' - '011' - - 64, le	LP sampling rate) 2, '001' - 4, '010' - 8 16, '100' - 92, '101' '110' - 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw coL LTA Stren Global e Power Mode Change Low pow 0-255ms Power m (x512) 0	settings & Advan- ced ² Int and L1 Filter gth LP vent mas System (eg ATI, RESET) er report i (4 - 240n iode time - 130 560	Event mode '0' Disable, '1' Enable 'A filter see Cour Strenk k (prevent Refer- ence channel rate	Advan- ced ³ ttings tt Filter gth LP the follow Reserve	LTA Stren ving event Gesture (egSwipu , tap)	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write
0x82 0x83 0x84	(continued)	Main oscillator change '0' – 16 MHz, '1' - 4MHz Active C CH7 (bi Channel byte 2) CH7 (bi Default: Normal p 0-255m: Ultra-low periodic (x16) 0 -	Enable CH0 ultra low power (ULP) mode $(T) \rightarrow CH$ Reseed I t 7) $\rightarrow CH$ 0xFF power rep s (4 - 240 r power rep update of - 4080ms	Auto power mode switching 0' enable 11' disable 0 (bit 0) Enable (Er 0 (bit 0) Enable (Er 0 (bit 0) ort rate port rate (other cha	Power mode selection (whe auto mode switching is disabled) '00' – NP '10' – LP '10' – ULP '11' – Halt mod	n of U '000' - '011' - - 64, le	LP sampling rate) 2, '001' - 4, '010' - 8 16, '100' - 92, '101' '110' - 128, '111' - 255	General Slider UI is '0' Flick or '1' Swipe (Flick requires release) Raw coL LTA Stren Global e Power Mode Change Low pow 0-255ms Power m (x512) 0 LTA Hal 0XFF = r	settings & Advan- ced ² Int and L1 Filter gth LP vent mas System (eg ATI, RESET) er report i (4 - 240n iode time - 130 560	Event mode '0' Disable, '1' Enable A filter se Cour Stren k (prevent k (prevent Refer- ence channel rate	Advan- ced ³ ttings tt Filter gth LP the follow Reserve	LTA Stren ving event Gesture (egSwipu , tap)	REDO- ATI (Define channels to ATI in reg 0x8B byte 1) Filter gth NP types from Deep-	SOFT- RESET	ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7) unt filter ngth_NP enerated)	Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write Read- Write

¹ When in "Event mode" the master must read at least byte 0 from register 0x02 to "clear" a registered event

² Advanced Setting: 8 Count Reseed Offset – After ATI procedure or reseed event, the LTA counts are forced 8 counts higher (self-capacitance) / lower (mutual capacitance) than the actual measured signal counts

³ Advanced setting: Comms in NP - '0' normal event mode, '1' event mode in LP, streaming in NP mode

⁴ Advanced setting: Comms during ATI – enable streaming communication during ATI procedure



IQ Switch[®] ProxFusion[®] Series



0x86	Global settings	GENERAL_SETTINGS0	GENERAL_SETTINGS1	Read- Write			
		Advan- ced1 ATI_LP ATI (only ATIBAND Disable count Reserve GPI03 touch output channel selection in LP 10° = 1/8 filter Bits 2-0 = Channel 0 - 7 mode - '1' = 1/16[0° = filter '000' - Channel 1 a more count '1' = raw stable around '1' = raw allow target '100' - Channel 3 ATI) count '101' - Channel 3 '101' - Channel 5 '100' - Channel 6 '111' - Channel 7 '11' - Channel 7	Reserve Bi-direc- Advanced ³ Reserved Global Set "0" tional (2- (For inductive sided) Set "00" CAL-cap htreshold Recommended: 0 - 0.5pf triggers ² "00" 1 - 1.5pf	Read- Write			
0x87	(continued 1)	Reserved	Reference channel & other general settings	Read- Write			
		N/A	Reference channel Reserve Enable Reserved Slider filter strengti default UI Set "0" referenceSet "00" Slider filter strengti Neseed when: channel '00' 0 (Raw) '01' 1 '00' - No event tracking '10' 2 '11' 3 (Slow) '11' - All events '11' - All events '11' - All events	nRead- Write			
0x88		Event blocking channel enable (uses reference channel association setting: in "CHx Settings")	Reserved	Read- Write			
		CH7 (bit 7) \rightarrow CH0 (bit 0)	N/A	Read- Write			
0x89	(continued 2)	Channels selection for Slider 0 CH7 (bit 7) \rightarrow CH0 (bit 0)	Channel selection for Slider 1 $CH7$ (bit 7) \rightarrow CH0 (bit 0)	Read- Write Read-			
0x8A	_	TAP timeout on slider	(N/A for IQS269A D0 option – 5 second timer definition: 0x14 * 256ms) Slider SWIPE gesture timeout				
UNUA		(Required tap channel must be defined in slider)		Read- Write			
		x 16ms (0 – 1020ms)	x 16ms (0 – 1020ms)	Read- Write			
0x8B		Slider SWIPE gesture threshold	CMD: Reseed enable OR ATI channel selection if "Redo ATI" bit is set	Read- Write			
		x coordinate points (0-255)	$\begin{array}{l} \mbox{CH7 (bit 7)} \rightarrow \mbox{CH0 (bit 0)} \\ \mbox{Default. "0000 0000"} \\ \mbox{"By default, no channels will ATI when the "Redo ATI" bit is set. Required channels must be selected here. \end{array}$	Read- Write			
0xF2	I ² C control settings	I ² C control settings CMD: II ² C II ² C II ² C sleep Reserved – internal flags	N/A				
		I ² C end disable disable during (Note: retain these bits while writing window stop read onlyready to this register) condition window handling					
0xF5	HALL UI enable	HALL UI enable: 10' – Disabled 1' - Enabled	N/A				

¹ Advanced setting: Disable ATI band check. ATI algorithm convergence outside of the 1/8 (default) or 1/16 (small) is allowed without triggering consecutive ATI attempts

² If set '1' - Capacitance increase OR decrease will cause threshold crossing. Tip: set for typical use of projected and HALL sensor modes

³ Advanced setting: TX_CLKD – Select Tx switching frequency. '00' Fosc, '01' Fosc/2, '10' Fosc/4, '11' Fosc/8



Table 6.2 Channel settings register map summary

Full a	dress	per cl	nannel	numbe	r			Item n	ame (of	fset 0 –	8bits)					Item na	ame (of	fset 1 -	· 8bits)					Data Access
CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7				CHx –	Byte0							CHx -	Byte1				
								Bit 7				Ľ		E	Bit 0	Bit 7						E	Bit 0	
0x8C	0x93	0x9A	0xA1	0xA8	0xAF	0xB6	0xBD	Channe	el CRX	(sensing	pin) ena	<u>able</u>				Channe	el TX tra	ansmit p	in enable	<u>e</u>				Read- Write
0000	0x93	UX9A	UXAT	UXAo	UXAF	UXBO	UXBD	CRX7	(bit 7) –	→ CRX0	(bit 0) (r	note: CF	₹X1¹)			TX7 (bi	t 7) → 1	TX0 (bit	0)					Read- Write
								<u>Chann</u>	<u>el Sensi</u>	ng engir	<u>ne settin</u>	<u>gs 1</u>				<u>Chann</u>	el Sens	ing eng	<u>ine settir</u>	<u>ngs 2</u>				Read- Write
0x8D	0x94	0x9B	0xA2	0xA9	0xB0	0xB7	0xBE	ced ²	Reserved ³ Set '0'	ced ⁴	Internal Cap size '0' 0pF +global '1' 0.5pF +global	Reserv		ATI_m '11' Fu '10' Pa '01' So '01' So '00' A disab	III ATI artial emi- tial ATI	Advan ced⁵ Set '0'	mod cur '00' – '01' – '10' – '11' –	ected e bias rrent - 2.5uA - 5uA - 5uA - 10uA - 20uA default	Reserv ed) Set '0'	ن 11 10 ⁰ 11	'0000' – 0001' – 1000' – 01' – Se induc 1100' – '1110'	r mode Surface Projected Reserved elf & Mutu stance Reserved – HALL emperatu	t Jal	Read- Write
											ne setting			aloub	, iou		uning In					arget and		Read- Write
0x8E	0x95	0x9C	0xA3	0xAA	0xB1	0xB8	0xBF	Set	erved t '00'	Interna I Cap	Set '0'	Reser ved Set '0'	(16M '00 4MHz '01 2MHz/ '10 1MHz/2 '11' – 5 125	ency ction I/4M) I' – s (1MHz f ' – r 500kHz f (250kHz f 00kHz/ 0 kHz f	(HALL) '0' –		5 00 50 00		irget (x 3					Read- Write
								Channe	el Multip	olier Sett	<u>ing – no</u>	rmal use	e is read	only		Compe	ensatior	<u>1 (ATI) -</u>	- normal	<u>use is re</u>	ead only	<u>'</u>		Read- Write
0x8F	0x96	0x9D	0xA4	0xAB	0xB2	0xB9	0xC0	Compe (MSB)	ensation	Coarse operati (ATI)	ng point	Fine op	erating	point (AT	1)	Compe	nsation	(LSB)						Read- Write
0x90	0x97	0x9E	0xA5	0xAC	0xB3	0xBA	0xC1		<mark>el Proxi</mark> 5 counts	mity Thr	eshold					<u>Chann</u> = x/256		h Thres value	hold					Read- Write
0x91	0x98	0x9F	0xA6	0xAD	0xB4	0xBB	0xC2		el <mark>Deep</mark> 6 of LTA		Threshol	d				Channe Touch	el Hyste	e <mark>resis</mark> fo	r Deep	Channe	el Hyster	r <u>esis</u> for 1	Fouch	Read- Write
0x92	0x99	0xA0	0xA7	0xAE	0xB5	0xBC	0xC3	(this ch	nannel is	s referen	ociation ice chan nel is no	nel for u		ther char annel	nnels –		channel	is asso				nel – 0 =	no	Read- Write
0795	57.53	5740	5441		5705	5700	0.00																	Read- Write

¹ CRX1 has a higher capacitance load than other CRX pins due to the pin also available as "inductive bias point" in inductive sensing mode

² Advanced setting: Choose alternate fixed internal measurement capacitor – default "1" = 60pF, alternate "0" = 15pF. The smaller capacitor may be beneficial in some non-standard sensing modes.

³ Reserved setting: P_mir range – set this bit "0"

⁴ Advanced setting: Choose to float "0" or GND "1" (default) any inactive sensing pins (CRX)

⁵ Advanced setting: Inverse logic direction – setting this bit will cause the trigger behavior to inverse direction eg. Releasing a button will cause a trigger, touching again will clear the trigger. '0' – normal, '1' - inverted





7 Applications, Implementation and Layout

NOTE

Information in the following Applications section is not part of the Azoteq component specification, and Azoteq does not warrant its accuracy or completeness. Azoteq's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Technology Fundamentals

Charge transfer is an effective way Azoteq uses to measure a change in capacitance based upon a fixed capacitance. By means of simple analogy, charge and capacitance are represented by a liquid and a container. The smaller container is the variable capacitance while the larger container is the fixed capacitance.

The smaller container is filled (charged) and then emptied (transferred) into the larger container. The number of times it takes to fill the larger container is representative of the volume (capacitance) of the smaller container. If the number of times it takes to fill the larger container changes, then the volume of the smaller container has changed. In most capacitive touch systems, the interest is not in the absolute capacitance but in the change in capacitance. That is when a touch or other interaction occurs, the capacitance of the smaller container changes and consequently the number of times it takes to charge and empty the smaller capacitance into the larger changes. It is this change that is used to determine if a touch occurred.

The Azoteq ProxFusion[®] technology allows for two different types of external capacitance to be measured. These two types are called self and mutual capacitance. In addition, the ProxFusion[®] sensing engine allows for the measurement of various other circuits including inductance, HALL effect, temperature and external sensor elements.



7.2 Reference Schematic

Figure 7.1 Basic Evaluation Kit Schematic





Figure 7.2 Reference Schematic for Limiting SAR Levels in Mobile Devices (Reference Channels for Correcting Typical PCB Changes Over Time)



Figure 7.3 Reference Schematic for a 3 Coil Self-inductance Configuration

7.3 Layout Fundamentals

7.3.1 Power Supply Decoupling

Azoteq recommends connecting a combination of a $2.2-\mu$ F plus a 100-pF low-ESR ceramic decoupling capacitor to the VDDHI and VSS pins. Higher-value capacitors may be used but can impact supply rail ramp-up time. Decoupling capacitors must be placed as close as possible to the pins that they decouple (within a few millimeters). Depending on the application and requirements, 100nF may also be added here for best high frequency noise suppression.



Figure 7.4 Recommended Power Supply Decoupling

7.3.2 Transient Signal Management

During power up, power down, and device operation, VDDHI must not exceed the absolute maximum ratings. Exceeding the specified limits may cause malfunction of the device.

7.3.3 ProxFusion® Peripheral

This section provides a brief introduction to the ProxFusion® technology with examples of PCB layout and performance from a design kit. Please contact Azoteq for more details on design variables not covered here.

7.3.4 VREG

The VREG pin requires at least a $1-\mu$ F capacitor to regulate the LDO internal to the device (VREG). This capacitor must be placed as close as possible to the microcontroller. Figure 7.5 shows an example layout where the capacitor is placed close to the IC.



Figure 7.5 VREG External Capacitor Placement



Table 7.1 VREG minimum and recommended capacitor values

Report rate maximum	64ms	128ms	160ms	256ms	Recommended
					for general design
C _{VREG} minimum ¹	2.2uF	2.2uF	3.3uF	3.9uF	4.7uF
C _{VDDHI} recommended ²	1uF	1uF	1.5uF	1.5uF	2.2uF

7.3.5 Recommended VREG and VDDHI capacitor ratio

For supplies with low in-line resistance and high current output capability is it recommended to ensure $C_{VREG} > 2C_{VDDHI}$. This is to prevent a known ESD risk.

Known risk: The IQS269A will not recover from ESD events is the following conditions are met:

- > VDDHI source is present with low impedance path and high current sourcing capability
- > $C_{VDDHI} > C_{VREG}$

With these conditions met, the source keeps VDDHI above the BOD level during the ESD event but drains the VREG capacitor during sleep mode causing a unique sleep-mode BOD event keeping the IC in reset. This only recovers when forcing a POR on VDDHI.

For supplies with a high in-line resistance (such as battery with high series resistance) it is recommended to ensure $C_{VDDHI} > C_{VREG}$ to prevent an unexpected dip on VDDHI when the sensor wakes from sleep-mode and re-charging the VREG capacitor.

7.3.6 ESD Protection

Typically, the laminate overlay provides several kilovolts of breakdown isolation to protect the circuit from ESD strikes. More ESD protection can be added with a series resistor placed on each channel used. A value of 470 Ω is recommended.

7.3.7 Self-capacitance Electrode Design

Self-capacitance electrodes are characterized by having only one channel from the IC that both excites and measures the capacitance. The capacitance being measured is between the electrode and circuit ground, so any capacitance local to the PCB or outside of the PCB (a touch event) influences the measurement.

For PCB layout design it is important to minimize local parasitic capacitances while shielding (with circuit GND) the self-capacitance traces against mechanical changes, induced noise and temperature effects of the board material. Minimize the local parasitic capacitances in order to maximize the effect of external capacitances (proximity and touch effects). To minimize parasitic effects on the PCB, the ground pour on the bottom layer is hatched and there is no pour directly below the electrode: 1.27mm spacing between the electrode and ground fill.

¹ Based on sleep mode current consumption of " I_{sleep} " with starting voltage " V_{VREG_OUT} " minimum voltage and discharge voltage > V_{VREG_BOD} maximum at the end of the sleep period





8 Power Mode Description

Auto power mode switching is a time and event-based mode control implemented to automatically adjust between the three available power modes. The auto mode switching is enabled by default and can be disabled by clearing the bit option in register 0x80 bit5. Enabling auto power mode switching will allow the IQS269A to switch between power modes normal, low and, if enabled, ultralow power based on the occurrence of prox or touch, or the absence thereof for a fixed period. The sequence and timings of power mode switching is shown in Figure 8.1 below. The IQS269A will start up in normal power mode and switch to low power and ultimately ultra-low power if no event is recorded on any enabled channels. The inactive period before a power mode switch occurs (from NP to LP or from LP to ULP modes) is defined as the power mode timer, configurable in 512ms increments in register 0x84 offset 1. If a prox or touch event occurs on a channel while the IQS269A is in low or ultra-low power mode, the IQS269A will switch to normal power to update all channels.



Figure 8.1 Power Mode Switching Timing Diagram

8.1 Normal Power (NP) Mode

Normal power mode continuously updates all channels that are enabled. The rate at which updates occur can be set in register 0x83, offset 0. The timing for normal power mode is shown in Figure 8.2 below.



Figure 8.2 Normal Power Mode Conversion Process

8.2 Low Power (LP) Mode

The IQS269A will switch from normal power mode to low power mode if no prox or touch event is registered on any enabled channels for a predefined time. Low power mode continuously updates all channels that are enabled at a lower sampling rate than normal power. The rate of the updates can be set in register 0x83 offset 1. The timing diagram for low power mode is shown in Figure 8.3 below.





Sleep time

8.3 Ultra-low Power (ULP) Mode

Process time

Conversion time

The IQS269A will switch from low power mode to ultra-low power mode if no prox or touch event is registered on any enabled channels for a predefined time. The IQS269A will continuously update Channel 0 and only update all other enabled channels every nth cycle, with n defined by the selectable ULP update rate. The ULP update rate options can be selected by bit 0-2 in register 0x80, offset 0. A diagram of the ultra-low power conversion process (with ULP update rate: n = 4) is shown in Figure 8.4 below.



Figure 8.4 Ultra-low Power Mode Conversion Process





9 How to Setup a HALL Effect Sensor

Crx0 (right plate) / Crx1 (left plate) and Crx6 (inverse) setting for HALL sensing have no impact on external connections to CRX0 & CRX6.

The ATI (auto-calibration) of the Hall channels will be handled by the IQS269A. The feature will be restricted to channels 6 and 7.

Required setup:

- This feature may be enabled by setting bit 7 at 0xF5
- Channels 6 and 7 must be enabled and set to Hall sensing mode
- The reseed enable setting (0x82) of channels 6 and 7 must both be cleared.
- The Hall plate selection (0xB6 and 0xBD, bits 0-1) of channels 6 and 7 must be equal.
- The Hall polarity (0xB6 and 0xBD, bit 6) of channels 6 and 7 must not be equal.
- The ATI of channel 6 must be disabled.
- The ATI target of channels 6 and 7 must be equal. (This is required since the counts of the channels are inverted around their respective ATI targets.)
- The Inverse logic bit, for both channels, must be set at 0xB7 and 0xBE, bit 15 (This makes the channels dual-directional)





10 How to Use HALL Bin Values

The ATI feature provided by the IQS269A automatically calibrates the hall channels to achieve a desired target value.

However, due to variation in the production of each IC, the sensitivity of each hall sensor to a given magnetic field is different. This variation is a result of differences in the bias current flowing through the hall effect circuitry. During production, the bias currents for the hall sensors are measured, and each hall sensor is designated a "bin" value to indicate its bias current.

Furthermore, different sensitivities may be required for different applications and different magnet strengths. It is therefore necessary to calibrate each hall-sensing channel based on its application and its bin value.

10.1 Overview

The sensitivity of a hall channel can be adjusted by choosing an ATI target value that will result in a desired maximum counts value in the presence of a magnet. As an example, a hall sensor switch may require the counts value to reach 1000. (Note that, depending on the orientation of the magnet, the counts value may increase or decrease. Maximum counts defined here assumes the counts increases to a maximum value, above the ATI target.)

The required ATI target value can be calculated from:

$$N_T = \left(n_Z^{-1} + N_B^{-1} \times \frac{i_a}{I}\right)^{-1}$$

Where:

- $N_T = ATI target$
- $i_a =$ Signal on hall plates
- I = DC bias current in hall plates
- $N_B = ATI$ base value
- n_z = Desired maximum counts

The base value N_B is decided beforehand. The bias current is obtained from the hall sensor's bin value. These bin values can be read from the IC in register 0x35 (byte 0).

Bit	7	6	5	4	3	2	3 2 1 0					
0x35		Hall bin (L	eft - CX1)			Hall bin (R	ight – CX0)					

The bin values map to bias currents *I* as shown in the following table:



Bin	Min (uA)	Max (uA)	Bin	Min (uA)	Max (uA)
0			8	6.00	6.49
1	2.50	2.99	9	6.50	6.99
2	3.00	3.49	10	7.00	7.49
3	3.5	3.99	11	7.50	7.99
4	4.00	4.49	12	8.00	8.49
5	4.50	4.99	13	8.50	8.99
6	5.00	5.49	14	9.00	9.49
7	5.50	5.99	15	9.50	10.00

 i_a represents the change in current in the hall plates due to the influence of the magnetic field. This value is necessary to calibrate the hall channel, and it can be measured using the counts provided by the hall sensor.

$$i_a = IN_B | N_T^{-1} - n^{-1} |$$

Here, N_B is the ATI base setting, N_T is the ATI target setting, and n is the counts reading provided by the IC.

10.2 Calibration Process

The following steps show how to calibrate both hall channels on the IQS269A.

- 1. Power on the IQS269A, with no magnets present.
- 2. Read the hall sensor bin values from register 0x35.
- 3. Enable Channel 0 and Channel 1 (register 0x81).
- 4. Enable hall sensing on both channels (registers 0x8D/0x94).
- 5. Enable CR0 (right hall sensor) on channel 0, and CR1 (left hall sensor) on channel 1 (registers 0x8C/0x93).
- 6. Enable "static fine multipliers" (registers 0x8E/0x95).
- 7. Set initial values for the ATI base and target (registers 0x8E/0x95). 200 and 512, respectively, are good starting values.
- 8. Redo ATI on both channels.
- 9. Place the magnet close to the IC, where the maximum counts are expected. The counts will increase or decrease based on the orientation of the magnet. (If the counts reach 8192, see below.)
- 10. Calculate i_a using the measured counts, ATI base, ATI target, and bias currents.
- 11. Use the calculated i_a and the desired maximum counts (e.g. 1000) to calculate the required target value, N_T .
- 12. Remove the magnet, write the new target value to the IC, and redo ATI.
- 13. Check if the magnet causes the hall channels to reach the desired maximum counts. It may be necessary to repeat the process from step 8 if the desired performance is not achieved. If the sensor is not sensitive enough, a lower base value can be chosen.

If the magnet causes a channel to time out at 8192 counts, setup the channel for the counts to decrease, rather than increase. This can be done by using the other pole of the magnet, or by setting bit 6 of register 0x8C/0x93, offset 0, to invert the direction of the counts.





11 How to Configure Sliders

11.1 Registers to Configure

Table 11.1 Registers to Configure for Sliders

	Register Name	Description
0x89, offset 0	Channel selection slider 0	Select channels associated to slider 0
0x89, offset 1	Channel selection slider 1	Select channels associated to slider 1
0x8A, offset 0	Tap gesture timeout	Timeout value in increments of 16ms
0x8A, offset 1	Swipe gesture timeout	Timeout value in increments of 16ms
0x8B, offset 0	Swipe gesture threshold	Threshold coordinate for flick/swipe gestures
0x80, offset 1 bit7	General setting and commands	Slider UI selection: Flick (requires a release) or swipe (no touch release required) UI
0x82, offset 1 bit3	Gesture global event mask	Event can be masked to prevent event types from being generated

11.2 Gesture Descriptions

The sliders on the IQS269A allow the user to identify 4 gestures: tap, hold, and swipe or flick. Any gesture event occurrence on slider 0 or slider 1 will be indicated by the global gesture event bit in register 0x02 offset 1 bit3. The gesture specifications are described below.

11.2.1 Tap

A tap gesture occurs when the slider receives a touch condition for a period shorter than the timeout defined in register 0x8A, offset 0. The tap gesture will be rejected if the coordinate change is too large, this limit is defined by the value of register 0x8B, offset 0, divided by 2.

The event will set the TAP flag in register 0x03, offset 0, bit 4 (for slider1) or bit 0 (for slider0).

11.2.2 Flick

A flick gesture will be registered if a coordinate change and a touch release is detected on the slider within the swipe gesture timeout period as defined in register 0x8A, offset 1. The flick gesture will be positive if the gesture is detected from CH0 to CH7 and negative if the gesture is detected from CH7 to CH0, depending on the channels selected for the specific slider.

The default slider UI for both sliders is the flick UI (register 0x80 offset 1: bit7 = '0'). The alternative slider UI is explained in the next section.

A flick event will be indicated by the specific associated slider event bits in register 0x03 offset 0. The occurrence and direction of the flick gesture can be identified by reading the value of FLICK NEG and FLICK POS in register 0x03 where the bit will be set if the gesture occurred in the relevant direction.

11.2.3 Swipe

A swipe gesture will be recognised if the gesture coordinate change is larger than the threshold specified in register 0x8B, offset 0 and the duration of the gesture, from the initial touch to the instance when the threshold is achieved, is shorter than the timeout specified in register 0x8A, offset 1.

The alternative swipe slider UI needs to be selected by setting register 0x80 offset 1: bit7. This option is globally applied to both sliders.





A swipe event will be indicated by the specific associated slider event bits in register 0x03 offset 0. The occurrence and direction of the swipe gesture can be identified by reading the value of FLICK NEG and FLICK POS in register 0x03 where the bit will be set if the gesture occurred in the relevant direction.

11.2.4 Hold

A hold event will be registered if any slider selected channel, or multiple channels simultaneously, detect a touch for longer than the tap and swipe gesture timeouts defined in register 0x8A.

The event will set the HOLD flag in register 0x03, offset 0: bit 1 (for slider 0) or bit 5 (for slider 1).

The hold gesture is the only gesture flag(s) that will remain set during the total duration of the event.





12 Reference Channel Uls

Introduction

The IQS269A offers the following reference channel UIs

- Reference channel RESEED UI (default)
- Reference channel BLOCKING UI
- Reference channel TRACKING UI

12.1 Reference Channel RESEED UI (default)

Steps to enable RESEED UI:

- Enable a specific channel as a reference channel (e.g. <u>register 0x99 byte 0</u>, enable any one or more channels called "associated channels").
- Set the reference channel reseed level (global setting: register 0x87 byte 1, bits 6-7)
- Set the reference channel proximity threshold (channel setting: e.g. <u>register 0x97 byte 0</u>) to determine the trigger level when a RESEED is applied to all "associated channels".
- The reference channel is now ready to apply the intended reseed on the selected "associated channels"

12.2 Reference Channel BLOCKING UI

Steps to enable BLOCKING UI:

- Enable a specific channel as a reference channel (e.g. register 0x99 byte 0, enable any one or more channels called "associated channels").
- Change the default RESEED UI of selected channels to BLOCKING UI via <u>register 0x88 byte</u> <u>0</u>.
- Set the reference channel proximity and touch threshold (channel setting: e.g. <u>register 0x97</u> <u>byte 0 & 1</u>) to determine at which level proximity and touch events will be blocked on the "associated channels"
- The reference channel is now ready to apply the intended "event blocking" on the selected "associated channels"





12.3 Reference Channel TRACKING UI

Figure 12.1 An Example of a Reference Channel (CH2) Keeping the Sensing Channel (CH1) Output Accurate

As example, refer to 0 where CH1 will be configured with only Cx2 and CH2 configured with only Cx3.

Steps to enable TRACKING UI:

- Enable a specific channel as a reference channel (e.g. register 0x99 byte 0, enable any one or more channels called "associated channels").
- Change all defined reference channels to have a TRACKING UI (<u>global setting: register 0x87</u> <u>byte 1, bit 4</u>).
- Set the reference channel reseed & tracking level (<u>global setting: register 0x87 byte 1, bits</u> <u>6-7</u>)

Bit setting	Reseed level setting	Associated channel NO EVENT	Associated channel in PROXIMITY	Associated channel in TOUCH	Associated channel in DEEP TOUCH
'00'	No event	RESEED UI	TRACKING UI	TRACKING UI	TRACKING UI
'01'	Prox event	RESEED UI	RESEED UI	TRACKING UI	TRACKING UI
'10'	Touch event	RESEED UI	RESEED UI	RESEED UI	TRACKING UI
'11'	Deep touch event	RESEED UI	RESEED UI	RESEED UI	RESEED UI

• Set the reference channel proximity threshold (channel setting: e.g. <u>register 0x97 byte 0</u>) to determine the trigger level when a RESEED is applied to all "associated channels".




13 Ordering Information

Please check stock availability with your local distributor.



Figure 13.1 Order Code Description

Detailed bulk packaging specifications for this product can be found in <u>AZD054 Package</u> <u>Specifications</u>





14 Package Specification

14.1 Package Outline Description – WLCSP16



Dimension	[mm]	Dimension	[mm]
А	0.5±0.05	D1	0.4±0.025
A1	0.2±0.015	SD	0.2 BSC
A2	0.3±0.025	E	1.62±0.05
b	0.25±0.025	E1	1.2
D	1.62±0.05	SE	0.2 BSC
		е	0.4 BSC

Figure 14.1 WLCSP (1.62x1.62)–16 Package Outline Description





14.2 Package Outline Description – QFN16







Dimension	[mm]	Dimension	[mm]
А	3.0±0.1	D1	1.7±0.05
В	3.0±0.1	D2	1.7±0.05
С	0.75±0.05	E	0.25±0.05
C1	0.025±0.025	E1	0.5±0.05
C2	0.203±0.05	F	0.4±0.05

Figure 14.2 QFN(3x3)–16 Package Outline Description



15 Revision History

Revision Number	Description	Date of Issue
V1.0	IQS269A datasheet first release	
V1.4	Template update	
V1.5	 SYNC UI explanation inserted RDY line and clock stretching behavior inserted in section 5.8. Power mode descriptions added in section 8 Reference schematic for inductive sensing added. Gesture timer period updated to 16ms Configuration and description of sliders added in section 11. Stop bit disable description added in section 5.6 Corrected the offset for the RDY window timeout in memory map Link to memory map inserted in footer Clarification on Hall touch and deep touch thresholds inserted Hardware ID for version 3 added 	5 June 2020
V1.6	I2C options description added to OTP section, I2C section and Order code section SYNC explanation for GPIO3 added Description for I2C stop bit disable on different device versions added in section 5.6.1 IC version 4 information added – mainly explained in change note VDDHI & VREG capacitor recommendations updated throughout datasheet to follow section 7.3.4 recommendations and section 7.3.5 information V _{OL} and V _{OH} parameters added for GPIOs	26 August 2020



IQ Switch[®] ProxFusion[®] Series



Contact Information

	USA	Asia	South Africa
Physical Address	11940 Jollyville Suite 120-S Austin TX 78759 USA	Room 501A, Block A, T-Share International Centre, Taoyuan Road, Nanshan District, Shenzhen, Guangdong, PRC	1 Bergsig Avenue Paarl 7646 South Africa
Postal Address	11940 Jollyville Suite 120-S Austin TX 78759 USA	Room 501A, Block A, T-Share International Centre, Taoyuan Road, Nanshan District, Shenzhen, Guangdong, PRC	PO Box 3534 Paarl 7620 South Africa
Tel	+1 512 538 1995	+86 755 8303 5294 ext 808	+27 21 863 0033
Email	info@azoteq.com	info@azoteq.com	info@azoteq.com

Visit www.azoteq.com

for a list of distributors and worldwide representation.

Patents as listed on <u>www.azoteq.com/patents-trademarks/</u> may relate to the device or usage of the device.

Azoteq[®], Crystal Driver[®], IQ Switch[®], ProxSense[®], ProxFusion[®], LightSense[™], SwipeSwitch[™], and the 🥲 logo are trademarks of Azoteq.

The information in this Datasheet is believed to be accurate at the time of publication. Azoteq uses reasonable effort to maintain the information up-to-date and accurate, but does not warrant the accuracy, completeness or reliability of the information contained herein. All content and information are provided on an "as is" basis only, without any representations or warranties, express or implied, of any kind, including representations about the suitability of these products or information for any purpose. Azoteq disclaims all warranties and conditions with regard to these products and information, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property rights. Azoteq assumes no liability for any damages or injury arising from any use of the information or the product or caused by, without limitation, failure of performance, error, omission, interruption, defect, delay in operation or transmission, even if Azoteq has been advised of the possibility of such damages. The applications mentioned herein are used solely for the purpose of illustration and Azoteq makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Azoteq products are not authorized for use as critical components in life support devices or systems. No licenses to patents are granted, implicitly, express or implied, by estoppel or otherwise, under any intellectual property rights. In the event that any of the abovementioned limitations or exclusions does not apply, it is agreed that Azoteq's total liability for all losses, damages and causes of action (in contract, tort (including without limitation, negligence) or otherwise) will not exceed the amount already paid by the customer for the products. Azoteq reserves the right to alter its products, to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and information, its products, programs and services at any time or to move or discontinue any contents, products, programs or services without prior notification. For the most up-to-date information and binding Terms and Conditions please refer to www.azoteq.com.

info@azoteq.com





Appendix A. Memory Map Descriptions

Version Info (Back to memory map)

Full address	Group name	ltem nar	ne (offse	t 0 – 8bits	5)				Item nar	ne (offset	1 – 8bits))				Data Access
		Bit 7						Bit 0	Bit 7						Bit 0	
0x00	Version Info	Product	number						Software	e version						Read- Only
	0x4F – IQS269A							0x01 – IC Version mark: "0" (pre-production) 0x02 – IC Version mark: "1" (production – obsolete) 0x03 – IC version mark: "2", "3" & "4" (production)								
0x01	1	Hardwa	Hardware number							N revision	number					Read- Only
		0x0D or 0x4D – Device version 2 0x2D or 0x6D – Device version 3 and 4								Device ver Device ver		d 4				Read- Only

Specific product checks can be done via registers 0x00 – 0x01

- It is recommended to responsibly check for any firmware or hardware changes at start-up.
- Any changes in this regard will be clearly communicated via a product change notice
- Relevant product change notices for various IC versions can be found at www.azoteg.com

Global Flags (Back to memory map)

Full address	Group name	ltem nan	ne (offset 0) – 8bits)				ltem nam	ne (offset	1 – 8bits))					Data Access
		Bit 7					Bit 0	Bit 7							Bit 0	
0x02	Global flags	System F	lags & Pow	ver mode flags		Global Event flags								Read- Only		
		Show Reset	Reserved	Power (see re 5:4)	mode eg 0x80 bits		UPDATE				RESERV ED		DEEP- TOUCH	TOUCH	PROX	Read- Only

• Show reset: "1" indicates the IQS269A has gone through a reset condition and should be initialized again.

- Power mode: Report of the currently active power mode
 - "00": Normal power (NP) all channels sampled fast
 - "01": Low power (LP) all channels samples slow
 - "10": Ultra low power (ULP) CH0 sampled slow and other channels slowly updated in the background.
 - "11": N/A

• ATI in progress: ATI is a procedure that is done to tune the channel for a target sensing performance. During this procedure it is possible to communicate with the device (via RDY window OR I²C polling). <u>More on ATI</u>.

- **EVENT:** An indicator that an event has occurred. The power mode timer will be reset in this case.
- ULP update:
 - Indication of a sensing update on all active channels during ULP mode.
 - During an update event, the LTA (long-term average) counts are updated for all active channels.
 - If there is a valid state change on any of the active channels, normal power will be entered

Global event flags:

- POWER MODE Power mode change has occurred according to the mode timer.
- SYSTEM A re-calibration event (ATI), reseed (LTA is made equal to "counts") or reset event has occurred.
- REFERENCE CHANNEL A change on a reference channel has occurred and will be applied to a sensing channel. More on reference channels
- RESERVED
- GESTURE A gesture has occurred on slider0 or slider1
- DEEP TOUCH An active channel has triggered a "deep touch" threshold
- TOUCH An active channel has triggered a "touch" threshold
- PROX An active channel has triggered a "proximity" threshold





Slider Event Flags (Back to memory map)

Full address	Group name	Item name	em name (offset 0 – 8bits)								e (offset	1 – 8bits)			Data Access
		Bit 7							Bit 0	Bit 7				Bit 0	
0x03		Gesture (S	Slider1 &	Slider 0)	event flag	IS				Reserved					Read- Only
		FLICK F NEG 1 F	ELICK POS 1	HOLD_1		FLICK NEG 0	FLICK POS 0	HOLD_0	TAP_0						Read- Only

• Gesture event flags for Slider0 and Slider1:

- FLICK_NEG_0/1 A flick or swipe detected from CH7 side to CH0 side, depending on the channels selected.
- FLICK_POS_0/1 A flick or swipe detected from CH0 side to CH7 side, depending on the channels selected.
- HOLD 0/1 -
 - Any sensing element in the "slider" has been in touch condition for a time longer than the longest of the tap and swipe gesture time-outs as set in register 0x8A.
- TAP 0/1-
 - Any sensing element in the "slider" has received a touch condition for a period shorter than defined in register 0x8A.
 - For full specification of tap event requirements, see register 0x8A definition

Channel States (Back to memory map)

Full address	Group name	Item name (off	set 0 – 8bit	s)			ltem na	me (offse	et 1 – 8bit	s)				Data Access
		Bit 7				Bit 0	Bit 7						Bit 0	
0x04		Channels Proxir	nity state				Channe	ls Proxim	ity directio	n state (fo	r bi-directi	onal trigge	ers – enable in 0>	(86) Read- Only
		CH7 (bit 7) \rightarrow C	H0 (bit 0)				CH7 (bi	t 7) → CH	l0 (bit 0)					Read- Only
0x05	1	Channels Touch	n state				Channe	ls Deep T	ouch state	Э				Read- Only
		CH7 (bit 7) \rightarrow 0	CH0 (bit 0)				CH7 (bi	t 7) → CH	l0 (bit 0)					Read- Only
0x06	1	Reference chan	nels activel	y used			Reserve	ed						Read- Only
		CH7 (bit 7) \rightarrow 0	CH0 (bit 0)											Read- Only
0x07	1	Reserved					Reserve	ed						Read- Only
														Read- Only

• Channels Proximity state:

- When a proximity event has occurred, this register will be updated and report on the proximity state of all channels.
- "0" No proximity, "1" Channel x in proximity.

Channels Proximity direction state:

- When a threshold trigger is made with the "count value" above the LTA (long term average reference), this bit will be set.
- With the "count value" below the LTA, this bit will be cleared
- Channels Touch state:
 - When a touch event has occurred, this register will be updated and report on the touch state of all channels.
 - "0" No touch, "1" Channel x in touch.
- Channels Deep Touch state:
 - When a deep touch event has occurred, this register will be updated and report on the deep touch state of all channels.
 - "0" No touch, "1" Channel x in deep touch.
- Reference channels actively used:
 - When a reference channel is setup and a REFERENCE CHANNEL event is registered, this register will report which reference channels are actively used.





Count, Reference, Delta & Slider Values (Back to memory map)

Full address	Group name	ltem nan	ne (offset	0 – 8bits)					ltem nam	ne (offset	1 – 8bits))					Data Access	
		Bit 7							Bit 0	Bit 7							Bit 0		
		LEAST S	GNIFICA	NT BYTE						MOST SI	GNIFICA	NT BYTE							
0x08 - 0x17	Raw Counts & LTA	FILTERE	TERED COUNTS CHANNEL X (LSB)								FILTERED COUNTS CHANNEL X (MSB)								
		LONG TE	ONG TERM AVERAGE CHANNEL X (LSB) LONG TERM AVERAGE CHANNEL X (MSB)										Read- Only						
0x18 - 0x1F	Channel Deltas	DELTA C	OUNTS	CHANNEL	X (LSB)					DELTA C	DELTA COUNTS CHANNEL X (MSB)								
0x20 – 0x27	Reference channel deltas	REFERE (LSB)									NCE CHA	NNEL DE	LTA of C	HANNEL	X (CHX W	/eight app	lied)	Read- Only	
0x30	Slider output	SLIDER (0 COORD	INATE						SLIDER 1	I COORD	INATE (N	/A for IQS	S269A D0	option – 5	second ti	mer)	Read- Only	

• **Raw counts & LTA:** The counts reported here are considered the "raw" output of the sensor.

- Channel deltas: Calculated value = LTA Raw counts. Signed value 2's complement
 - Known issue for device version (IC version marking) "0" and "1"
 - Under normal sensing modes, the delta value here is correct
 - When "reference tracking UI" is enabled, then the delta value is not correct
 - No IC function or output state will be affected by this issue
 - For the correct "Channel Delta", the LTA and Raw counts must be read and subtracted by the master device
- **Reference channel deltas:** the reference channel affects the "associated channel" LTA by this delta amount when the channel is in proximity or touch. The weight defined (eg. register 0x92 for channel 0) is already applied to this delta. This is a signed value, 2's complement.
- Slider output:
 - An 8-bit output per slider.
 - This output will only be updated while any channels of the sliders are in a touch state.
 - When the touch is released, the value will indefinitely remain as it was at time of release.
 - Enable register 0x80 byte 1, bit 4 for streaming the detailed slider data
 - Exception: With the order option IQS269A D0, slider 1 is disabled permanently and the output register will not indicate any coordinates.





Power Mode and System Settings (Back to memory map)

Full address	Group name	ltem nan	ne (offse	t 0 – 8bits)				ltem nan	ne (offset	1 – 8bits))				Data Access
		Bit 7						Bit 0	Bit 7						Bit 0	
0x80	PMU and System settings	Power m	ode gene	ral settings	6				General	settings &	k comman	ds				Read- Write
		oscillator change	ultra low power '(ULP)	Auto power mode switching '0' enable '1' disable	Power mode selection (when auto mode switching is disabled) '00' – NP '01' – LP '10' – ULP '11' – Halt mode	of UL '000' – 2 '011' – – 64, '	date rate (.P samplin 2, '001' – 4 16, '100' – 110' – 128 255	g rate) , '010' – 8 32, '101'	is '0' Flick or	ced ¹	Event mode '0' Disable, '1' Enable	Advan- ced ²	Advan- ced ³	REDO-	CMD: ACK- RESET (Clears "Show reset" – reg 0x02 byte 0 bit 7)	

Main oscillator change:

- The default of 16MHz allows for rapid charge transfers and other sampling modes.
- The optional 4MHz allows for slow charge transfers in highly resistive environments with larger capacitive loads in the charge transfer path.

Enable CH0 ultra low power (ULP) mode:

- By default, automatic power mode switching will only switch between normal power (NP) mode and low power (LP) mode.
 By setting this bit another power mode step will be available from LP mode to ULP mode.
- In ULP mode only CH0 will be actively sensed while other channels will be updated at a slower rate (ULP update rate).
- Auto power mode switching:
 - If enabled the IQS269A will automatically step power modes if there are no events.
 - For auto-mode switching there should be no user events within a defined time window (register 0x84 byte 1).
 - Custom sampling rates can be defined for each mode.

• Power mode selection:

- NP Normal power. The power mode intended for use during event changes to allow for a quick response.
- LP Low power. The power mode intended for lower power consumption via a fixed sampling period for all channels.
 ULP Ultra low power. The power mode intended for use with a proximity or touch wake-up on CH0. Only CH0 is sampled at a regular interval for a defined wake-up response. Other channels are updated via the "ULP update rate" which periodically updates all channels to keep track of drift and channel states.
- Halt mode No sensing done on any channel.
- ULP update rate:
 - During ULP mode, active channels other than CH0 require to be updated. This is done at a lower rate than CH0 sampling. The rate is defined as a "normal power segment update rate". The update will occur once for every nth samples of CH0. Options for "n" are as defined below:

Bit option	Update rate – n – no. of ULP samples (CH0) before all channels are updated
'000'	2
'001'	4
'010'	8
'011'	16
'100'	32
'101'	64
'110'	128
'111'	255

- Slider UI selection:
 - '0' Flick UI: Gesture must include a touch release. This UI is less prone to unintentional gestures and typically applies cases where safety or water immunity is important.
 - '1' Swipe UI: Gesture will be generated as soon as the threshold and time conditions are met. This UI will give an improved user experience via optimal responsiveness.
- Event mode enable:
 - '0' Event mode disabled: A communication window will be given after each sample ("streaming mode"). These windows will be indicated on the RDY pin for efficient communications and sampling.
 - '1' Event mode enabled: A communication window will only be given when an event has occurred that is not masked in register 0x82, byte 1. This window will be indicated on the RDY pin.
 - When an event has occurred, a communication window will be given after each sample, until register 0x02 is read.
- Command REDO-ATI: Force an ATI event on all or specific channels by setting this bit along with a selection of channels in reg 0x8B byte 1
- Command SOFT RESET: Force a software reset condition, clearing all settings made and reverting back to default values for all registers.
- Command ACK RESET: Acknowledge the "show reset" bit from register 0x02 here. The "show reset" bit will be cleared after this command.

¹ Advanced Setting: 8 Count Reseed Offset – After ATI procedure or reseed event, the LTA counts are forced 8 counts higher (self-capacitance) / lower (mutual capacitance) than the actual measured signal counts ² Advanced setting: Comms in NP – '0' normal event mode, '1' event mode in LP, streaming in NP mode

3 Advanced setting: Comms during ATI – enable streaming communication during ATI procedure





Power Mode and System Settings (Back to memory map)

Full address	Group name	ltem name (offset 0 – 8bits)	ltem nan	ne (offset	1 – 8bits))					Data Access
0x81		Active Channels	Raw cou	int and LT	A filter set	tings					Read-
		$CH7 (bit 7) \rightarrow CH0 (bit 0)$	LTA	Filter	Coun	t Filter	LTA	Filter	Cour	t filter	Write Read-
0x82	+	Channel Reseed Enable (Enable "LTA Halt time-out" according to reg 0x85		gth_LP vent mas		gth_LP the followi		gth_NP types from		th_NP nerated)	Write Read-
		byte 2) CH7 (bit 7) → CH0 (bit 0)	Power	Svstem	Refer-	Reserve	Gesture	Deen-	Touch	Proximity	Write
		Default: 0xFF	Mode	(eg ATI, RESET)	ence		(egSwipe , tap)		1 ouon	i toxinity	Write

Active channels

- Choose to activate up to 8 channels
- Each channel activated does sensing in a different time-slot
- Each time-slot (channel) can be set up in registers 0x8C to 0xC3
- Each time-slot can be set up to use any sensing technology from external sensing modes to internal sensors.
- CH0 is special because it is used as a wake-up channel in ULP mode.
- Raw count and LTA filter settings
 - Filter strength choices:
 - Weak & fast offers best response rate (Count filter)
 - Weak & fast offers best environmental tracking (LTA filter prevents a false touch or proximity)
 - Strong & slow offers noise rejection in low SNR cases like proximity sensing (Count filter)
 - Strong & slow offers best performance if detection distance is required to be accurate even for a slow approach (LTA filter – prevent environmental tracking of a slow approach)
 - LTA filter strength (LP)
 - 00 5 (weak & fast)
 - 01 6
 - 10 7
 - 11 8 (strong & slow)
 - Count filter strength (LP)
 - 00 0 (no filtering)
 - 01 1
 - 10 2
 - 11 3 (strong & slow)
 - LTA filter strength (NP) ■ 00 – 7 (weak & fast)
 - 00 7 (weak
 01 8
 - 01 8 ■ 10 – 9
 - 10 9 ■ 11 – 10
 - 11 10 (strong & slow)
 Count filter strength (NP)
 - 00 1 (weak & fast)
 - 00 1 (weak & fa
 01 2
 - 10 3
 - 11 4 (strong & slow)
- Channel reseed enable
 - Reseed = clear touch and proximity conditions by making LTA (long-term average) = channel counts
 - "Reseed enable" = Reseed will be done automatically (on the specific channels) after the timer in 0x85 byte 1 runs out.
 - The timer is reset with any events on any of the channels with reseed enabled. When all channels remain in a steady state, the reseed is executed at the same time on all channels
- Global event mask
 - Event reporting can be customized here
 - When a bit is set '1', the event will not be reported via RDY indication and event flags
 - When a bit is cleared '0', the event will be reported via RDY indication and event flags
 - · Event flags will remain set and RDY indication will repeat with each sample until the event flag register is read





Report Rates and Timings (Back to memory map)

Full address	Group name	ltem name (offset 0 – 8bits)	ltem name (offset 1 – 8bits)	Data Access
0x83	Report rates and timings	Normal power report rate	Low power report rate	Read- Write
		0-255ms (4 - 240ms recommended)	0-255ms (4 - 240ms recommended)	Read- Write
0x84		Ultra-low power report rate (CH0 only – set "NP segment update rate" for periodic update of other channels)	Power mode timer	Read- Write
		(x16) 0 – 4080ms	(x512) 0 – 130 560ms	Read- Write
0x85]	RDY time-out	LTA Halt timeout (Proximity / Touch timeout) 0xFF = never timeout	Read- Write
		(x0.5) 0 – 127.5ms Default: 10ms	(x512) 0 – 130 560ms	Read- Write

• Normal power report rate

- Report rate may be chosen in increments of 1ms
- A minimum report rate of 4ms is recommended as it is the fastest normal power period that can be reached without
 inaccuracy. At the minimum sampling rate, the device's fastest cycle period is limited by the number of active channels
 and the setup of these channels (charge frequency, target etc.).
- A maximum limitation of 240ms is recommended on the sampling rate as it is required to accurately execute gesture recognition timings with 16ms increments from the gesture timing limitation settings. A sampling rate higher than 240ms will cause longer or inaccurate gesture timing behaviour.
- A report rate of 0ms and other low values will result in a best effort to do sampling as fast as possible.
- As a reference, 8 channels doing capacitive sensing (target count = 1000) at 2MHz will take a minimum time of 4ms to complete.
- Low power report rate
 - Report rate may be chosen in increments of 1ms
- Ultra-low power report rate
 - Report rate may be chosen in increments of 16ms
 - Active sensing only done for CH0
 - All other channels are updated according to the "ULP update rate" in register 0x80 byte 0 bits 2-0

Power mode timer

- Automatic power mode stepping will be done when this timer runs out
- The timer will reset when any user event occurs (user event = threshold trigger/release)
- Power mode timer may be set in increments of 512ms
- RDY time-out
 - A dedicated communication window is given by the RDY window period
 - This register defines this period
 - Default: 10ms
 - If the RDY window is missed, the IC will still rapidly respond to I²C address polling
 - The RDY time-out may be set in increments of 0.5ms

LTA Halt timeout

- This timer will cause a reseed on all channels with reseed enabled (register 0x82 byte 0)
- An exception is 0xFF that will block the potential time-out.
- LTA Halt timeout may be set in increments of 512ms





Global Settings (Back to memory map)

Full address	Group name	ltem na	me (offse	t 0 – 8bits	5)		ltem nan	ne (offset	1 – 8bits)			Data Access
0x86	Global settings	GENER/	AL_SETT	INGS0			GENER	AL_SETTI	NGS1			Read- Write
		Advan- ced ¹	mode – a more stable time to	IBAND '0' = 1/8 '1' = 1/16	count filter	GPIO3 touch output channel selection Bits 2-0 = Channel 0 - 7 '000' - Channel 0 '001' - Channel 1 '010' - Channel 2 '011' - Channel 3 '100' - Channel 4 '101' - Channel 5 '110' - Channel 6 '111' - Channel 7	Set "0"	tional (2- sided)	Advanced ³ (For inductive sensing mode) Recommended: "00"	Reserved Set "000"	Global CAL-cap	Read- Write

ATI_LP

- Only allow auto-ATI if the power mode is LP
- This allows for the ATI algorithm to run only when the proximity or touch states on all active channels are stable.
- ATI_BAND
 - ʻ0' = 1/8
 - ·1' = 1/16
 - Recommended value '0' (1/8).
 - Example: 1/8*Target = 0.125*800 = 100; Thus, a band of 100counts above and below the target value is monitored
 - A band of '1' (1/16) could help in some safety critical applications where very accurate sensitivity is required. If such
 case the ATI algorithm will converge into a smaller band.
- Disable count filter
 - Disable all filtering of the raw count values that result directly from the charge transfer measurements or other sensor modes.
 - GPIO3 touch output channel selection
 - The GPIO3 pin can become the touch flag output of any channel
 - Select any one channel here
- Bi-directional thresholds
 - Default thresholds are below the LTA only
 - The LTA will freeze when the counts go down, but the LTA will follow when the counts go upward
 - With this bit set, the LTA will freeze when counts go up or down
 - When set, the threshold triggers will happen in both directions by the amount of counts
 - This option enables 2 directions for all active channels
 - An alternative exists where the threshold and LTA follow direction can be inversed per channel for example, see register 0x8D byte 1 bit 7.

Global CAL-cap

- An internal capacitor selection with known sizes are available to add to the sensor pins
- Some of the selection need to be added globally and the others locally for each channel
- The internal capacitors will only be applied to the channel if they are enabled per channel for example, see register
 - 0x8E byte 0 bit 5
- This bit gives the option to add
 - '0' 0.5pF
 - '1' 1.5pF
- Each channel then gives the ability to add another 0pF or 0.5pF to this, give a full range of options between 0.5pF and 2pF.

² If set '1' - Capacitance increase OR decrease will cause threshold crossing. Tip: set for typical use of projected and HALL sensor modes

³ Advanced setting: TX_CLKD – Select Tx switching frequency. '00' Fosc, '01' Fosc/2, '10' Fosc/4, '11' Fosc/8

¹ Advanced setting: Disable ATI band check. ATI algorithm convergence outside of the 1/8 (default) or 1/16 (small) is allowed without triggering consecutive ATI attempts





Global Settings (Back to memory map)

Full address	Group name	ltem name (offset 0 – 8bits)	ltem name (offset 1 – 8bits)	Data Access
0x87		Reserved	Reference channel & other general settings	Read- Write
		N/A	Reference channel/Reserve Enable Reserved Slider filter default UI Set "0" referenceSet "00" strength Reseed when: channel '00' 0 (Raw) '00' 1 1 '00' - No event tracking '01' 1 '10' 2 '10' - Touch event UI '11' 3 (Slow) '11' 3 (Slow)	Read- Write
0x88		Event blocking channel enable (uses reference channel association settings in "CHx Settings")	Reserved	Read- Write
		CH7 (bit 7) \rightarrow CH0 (bit 0)	N/A	Read- Write

• Reseed level for reference channel RESEED UI

- More on the reference channel RESEED UI
- Reference channel default UI will
 - reseed (LTA = counts) a connected sensing channel
 - when a proximity/touch threshold trigger is detected on the reference channel
 - the reseed action will be allowed up to a level specified here
- The reference channel event will cause a 'reseed' operation on all of the associated channels if associated channel has:
 - '00' no event,
 - '01' proximity or no event,
 - '10' proximity/touch or no event,
 - '11' prox/touch/deeptouch or no event (always)

Enable reference channel tracking UI

.

- When the 'reference channel tracking UI' is enabled, the 'reference channel default UI' will be disabled.
- When enabled, this UI will have no effect if the associated sensing channel DOES NOT have a proximity/touch condition.
- If the associated sensing channel DOES have a proximity/touch condition, the following will happen:
 - The LTA of the reference channel will be halted for the duration of the proximity/touch
 The delta on the reference channel will be subtracted from the LTA of the sensing channel will be subtracted from the LTA.
 - The delta on the reference channel will be subtracted from the LTA of the sensing channel
 - The delta used will have a channel specific "weight" assigned and may be from 0% to 200% of the reference channel delta

Slider filter strength

- Slider coordinate filter
- Values range from raw ('00') to strong & slow ('11') as shown above
- Filter is applied for "flick" and "swipe" gesture detection
- This filter does not affect "tap" gesture detection, normal channel filters apply in this case

Event blocking channel enable

- This byte determines which channels are blocking channels
- A "blocking" channel works in conjunction with another channel, as selected in the "Reference channel association: Channel "x" byte (for example register 0x92 byte 0). The purpose of a blocking channel is to alter the event behaviour of the associated channel(s). The following table illustrates the modified event reporting behaviour:

Blocking CH	Associated CH	Blocking CH	Associated CH	Event
state change	state change	state	state	Reported
None	Activation	No Prox	N/A	Yes
None	Deactivation	No Prox	N/A	Yes
None	Activation	Prox	N/A	No
None	Deactivation	Prox	N/A	No
Activation	None	N/A	Prox	Yes
Deactivation	None	N/A	Prox	Yes
Activation	None	N/A	No Prox	No
Deactivation	None	N/A	No Prox	No
Activation	Activation	N/A	N/A	No
Deactivation	Deactivation	N/A	N/A	No
Activation	Deactivation	N/A	N/A	No
Deactivation	Activation	N/A	N/A	No





Global Settings (Back to memory map)

Full address	Group name	ltem name (offset 0 – 8bits)	ltem name (offset 1 – 8bits)	Data Access
0x89		Channels selection for Slider 0	Channel selection for Slider 1	Read- Write
		CH7 (bit 7) \rightarrow CH0 (bit 0)	CH7 (bit 7) \rightarrow CH0 (bit 0) (N/A for IQS269A D0 option – 5 second timer definition: 0x14 * 256ms)	Read- Write
0x8A		TAP timeout on slider (Required tap channel must be defined in slider)	Slider SWIPE gesture timeout	Read- Write
		x 16ms (0 – 1020ms)	x 16ms (0 – 1020ms)	Read- Write
0x8B		Slider SWIPE gesture threshold	CMD: Reseed enable OR ATI channel selection if "Redo ATI" bit is set	Read- Write
		x coordinate points (0-255)	CH7 (bit 7) → CH0 (bit 0) Default: "0000 0000" "By default, no channels will ATI when the "Redo ATI" bit is set. Required channels must be selected here.	Read- Write

• Channel selection for Slider0/1

- Select up to 8 channels to define slider 0 and slider 1
- **Exception:** With the order option IQS269A D0, "Slider 1 coordinate" is disabled and the register is repurposed used for the 5 second GPIO4 hold output timer definition.

• TAP timeout on slider

- A tap (touch & release) within a certain time bound must also adhere to the restriction below
- A slider coordinate change bound is also applied to the tap gesture. A tap will be rejected if the coordinate change is too big
- Coordinate shift limit = 0x8B,byte0 (Swipe gesture threshold) divide by 2

• SWIPE gesture timeout

A swipe gesture must be below the gesture time-out

SWIPE gesture threshold

A swipe gesture coordinate change must be more than the gesture threshold chosen

Command: Reseed / Redo-ATI

- By setting only the bits here, a reseed (LTA = sensor count value) will be executed on corresponding channels
- By setting bits here along with register 0x80 byte 1 bit 2 (Redo ATI command) in the same communication window, the corresponding channels will re-ATI
- Note: If the "reseed" action causes the LTA to fall outside of the "ATI band" (register 0x86 byte 0 bit 5), a re-ATI will be triggered automatically.

I²C Control Settings

Full address	Group name	ltem nam	ne (offset	0 – 8bits)		Data Access
0xF2	I ² C control	I ² C contro	ol settings	;			
	settings	CMD:				Reserved – Internal flags	Read-
		I ² C end				(Note: retain these bits while writing	Write
		window	stop	read only	ready	to this register)	
				-	window		

- Command: I²C end window
 - End the current communication window and return to sensing operations. More on I²C end window here
 - Note: This bit is not automatically cleared. This bit must be cleared by the master in the next communications window.
- I²C disable stop
 - Disable the stop bit recognition on the IQS269A I²C engine as explained <u>here</u>.
- I²C disable read-only
 - Allow writing to read-only registers
 - I²C sleep during RDY window
 - Let the processor sleep while waiting for comms in the I²C RDY window period
 - This option is to save power in certain applications

HALL UI Enable

0xF5	HALL UI enable	HALL UI				N/A	
		enable:					
		ʻ0' —					
		Disabled					
		'1' -					
		Enabled					

HALL UI enable

- Set this bit along with the recommended settings below to allow for effective calibration (ATI) of HALL channels in the presence of magnetic fields (typically required for power-on state detection)
- Set this bit also in order to calculate a delta differentially between a HALL sense plate and its analogue inverse. This typically increases the signal delta and minimizes unwanted offsets.





SYNC UI Enable (Back to memory map)



Figure A3: Alternative Zero-Cross Operation (rising and falling edge triggered synchronisation)

If the default SYNC UI is enabled on GPIO3, GPIO3 is held low during conversions. If GPIO3 is held low by the MCU, the IQS269A will continue to execute conversions periodically based on the NP sample period.

If the alternative 100Hz sync UI is enabled, GPIO3 is not held low and conversions will be active for a certain period depending on the system clock (16/4MHz), sensing frequency and sensing mode. The maximum conversion duration will be based on the conversion count limit depending on the type of conversion:

- Self-capacitive mode: 2048
- Projected mode: 4096
- Other: 8192





Channel Settings – Pin Setup

Full a	ddress	per ch	annel	numbe	r			ltem na	ame (off	set 0 –	8bits)					Item n	ame (of	fset 1 -	8bits)				Data Access
CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7		CHx – Byte0									CHx -	- Byte1				
								Bit 7							Bit 0	Bit 7						Bit 0	
0x8C	0,02	0×0.4	0×41	0749	OVAE	OVRE			el CRX (sensing	pin) ena	able				Chann	el TX tra	ansmit p	in enabl	е			Read- Write
0,00	0,93	0.594	UXAI	UXAO	UXAF	UXDO	UXDD	CRX7	(bit 7) –	CRX0	(bit 0)					TRX7	(bit 7) –	TRX0	(bit 0)				Read- Write

Channel CRX enable

- Choose external sense pad connections here
- By selecting more than one external pad per channel, a "distributed channel" is formed
- This register has different functions for different sensor modes:
 - Self-capacitance mode:
 - Each CRX is an external pin
 - Each pin is used for charge transfer "charge" and "discharge" operations
 - CRX1 has a reserved circuit connected, do not include CRX1 in designs where even performance is required over various pins. A slightly less sensitive CRX1 may result when compared to other pins
 - Projected capacitance mode:
 - Each CRX pin is an external pin
 - Each pin is used as a sensitive receiver for projected capacitance
 - HALL sensor mode:

•

- No CRX pins are externally connected
- CRX register is re-purposed for HALL channel setup
- Select CRX0 (right) / CRX1 (left) for the HALL pad (refer to figures 2.1 & 2.2)
- Select CRX0 (right) / CRX1 (left) and CRX6 for the inverse HALL pad
- For HALL sensor mode, all other CRX bits should be set to '0'
- Two channels, "HALL pad" and "inverse HALL" pad is required for accurate HALL effect detection

Channel TX enable

- Choose more external sense pad connections here
- This register has different functions for different sensor modes:
 - Self-capacitance mode:
 - Each TRX is an external pin definition of the CRX pin state when the pin is not part of any active channel
 - With the corresponding bit set, undefined CRX pins will be GND during sensing conversions of other channels
 - Projected capacitance mode:
 - Each TX pin is an external pin
 - Each pin is used as a transmit pin for projected capacitance
 - HALL sensor mode:
 - No CRX pins are externally connected
 - Select all TX pins for defining the state of unused external pins

Sensing Engine Settings (Back to memory map)

Full a	ddress	per ch	nannel	numbe	r			Item n	ame (of	fset 0 –	8bits)			Item na	ame (offset 1 –	8bits)			Data Access
CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7				CHx –	Byte0				CHx –	Byte1		
								Bit 7					Bit 0	Bit 7				Bit 0	
								Channe	el Sensi	ng engir	ne setting	gs 1		Chann	el Sensing eng	ne settir	ngs 2		Read- Write
											Internal				Projected			or mode If capacitance	Read- Write
0x8D	0x94	0x9B	0242	0xA9	0xB0		0xBE				Cap		ATI_mode '11' Full ATI		mode bias			Projected	
0,00	0,194	0790	UXAZ	UXA9	UXDU	0,07	UXDE				size '0' 0pF		'10' Partial		current '00' – 2.5uA			Self & Mutual	
											+global		'01' Semi-		'01' – 5uA			ctance	
								Advan	Reserv	Advan	'1'		Partial	Advan		Reserv		Reserved	
								ced ¹	ed	ced ²	0.5pF	Reserved	'00' ATI	ced ³	'11' – 20uA	ed	'1110	' – HALL	
								Set '1'	Set '0'	Set '1'	+global	Set '00'	disabled	Set '0'	('10' - default)	Set '0'	'1111' -	Reserved	

• Internal Capacitor size:

- Select to add only the global capacitance value or adding another 0.5pF to the sensor pin.
- Projected mode bias current:

¹ Advanced setting: Choose alternate fixed internal measurement capacitor – default "1" = 60pF, alternate "0" = 15pF. The smaller capacitor may be beneficial in some non-standard sensing modes. Dissimilar measurement capacitor selections for multiple channels and use of ultra-low power (ULP) mode is not recommended.

² Advanced setting: Choose to float "0" or GND "1" (default) any inactive sensing pins (CRX).

3 Advanced setting: Inverse logic direction - setting this bit will cause the trigger behavior to inverse direction eg. Releasing a button will cause a trigger, touching again will clear the trigger. 10' - normal, '1' - inverted



- For projected capacitance sensing
- Keep at 10uA for best performance versus power consumption

• Sensor mode:

- Self-capacitance
 - Excitation and measurements are done on the same pin
 - Any pin can be used for self-capacitance measurements

Projected capacitance

- Projected channel setup has a very flexible implementation on the IQS269A
- Any of the 8 channels may be any combination of TX pins and CRX pins
- Self-capacitance may be selected for one channel and projected capacitance for another, giving more
 information about a trigger than available on a single sensing mode

Self-inductance

- Please contact Azoteq for application guidance or see the <u>inductive sensing application note</u> on the Azoteq website
- Mutual inductance
 - Please contact Azoteq for application guidance or refer to <u>AZD115 inductive sensing application note</u> on the Azoteq website.
- HALL
 - An internal HALL pad offers the ability to detect the HALL effect and make use of the IQS269A's multi direction, multi threshold trigger levels
 - No external connections are required for this mode
 - The proposed CRX connections (CRX0 and CRX6) do not affect choosing CRX0 and CRX6 for other sensing modes.
 - For HALL sensor mode the touch and deep touch thresholds will be defined by the register decimal values in units of counts directly and will thus be independent of LTA value.

Sensing Engine Settings

Full a	ddress	per ch	annel	numbe	r			Item name (or	ffset 0 –	8bits)				ltem r	name (of	ffset 1 -	· 8bits)					Data Access
CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7			CHx –	Byte0						CHx -	- Byte1				
								Bit 7					Bit 0	Bit 7						Bi	t 0	
								Channel Sens	ing engii	ne setting	gs 3			Auto 1 count		nplemer	ntation (/	ATI) bas	se value	target and		Read- Write
0x8E	0x95	0x9C	0xA3	0xAA	0xB1	0xB8	0xBF	Reserved Set '00'	Interna	ved	Reser ved Set '0'		(HALL) '0' –		75 100 150	ATI Ta	rget (x S	32)				Read- Write
								Channel Multi	olier Sett	ting – no	rmal us	e is read only		Comp	ensation	n (ATI) –	normal	use is re	ead only		1	Read- Write
0x8F	0x96	0x9D	0xA4	0xAB	0xB2	0xB9	0xC0	Compensation Coarse Fin (MSB) operating point (ATI)			Fine op	perating point (A	TI)	Comp	ensatior	ı (LSB)						Read- Write

Enable internal Capacitor:

- Add a small internal capacitance (0.5 2pF range) to the sensor
- Sensing frequency:
 - Select a higher frequency for optimized time and function in some cases
 - Select a lower frequency to reach optimal charge transfers characteristics in capacitive sensing modes containing higher resistance paths and large load capacitors

• Static fine multipliers (HALL):

- Enable for non-charge transfer sensor modes such as HALL and "external"
- o This bit ensures optimal power consumption in these modes and is not critical





Thresholds

								Item nan	ne (off:	set 0 –	8bits)					Item n	ame (of	fset 1 -	8bits)					Data Access
CH0	CH1	CH2	CH3	CH4	CH5	CH6	CH7				CHx –	Byte0							CHx -	 Byte1 				
								Bit 7							Bit 0	Bit 7							Bit 0	
0x90	0x97	0x9E	0xA5	0xAC	0xB3	0xBA			Channel Proximity Threshold (4 sample debounce) 0-255 counts							nel Touc 6 of LTA		hold					Read- Write	
0x91	0x98	0x9F	0xA6	0xAD	0xB4	0xBB			hannel Deep Touch Threshold x/256 of LTA value							Chann Touch	el Hyste	resis fo	r Deep	Chann	el Hyste	resis for		Read- Write

• Channel Touch and Deep touch thresholds

- The threshold will be calculated as $x/256 \times LTA$
- **Exception:** Sensor mode configured to Hall will result in touch and deep touch thresholds defined by register decimal values in units of counts directly and will thus be independent of the LTA value.

Hysteresis for Touch and Deep touch

• The release threshold will be adjusted according to the table below:

Bit setting	Threshold adjustment	Threshold change percentage
"0000"	0/256	0.00%
"0001"	1/256	0.39%
"0010"	3/256	1.17%
"0011"	8/256	3.13%
"0100"	14/256	5.47%
"0101"	21/256	8.20%
"0110"	31/256	12.11%
"0111"	42/256	16.41%
"1000"	55/256	21.48%
"1001"	69/256	27.95%
"1010"	85/256	33.20%
"1011"	103/256	40.23%
"1100"	123/256	48.05%
"1101"	144/256	56.25%
"1110"	167/256	65.23%
"1111"	195/256	75.00%

• The release threshold will be (Threshold - Hysteresis) * LTA/256

Reference Channel Association & Weight

Full address per channel number								ltem name (offset 0 – 8bits)							Item r	ltem name (offset 1 – 8bits)						
CH0	CH1	CH2 CH3 CH4 CH5 CH6 CH7 CHx – Byte0 CHx – Byte1																				
								Bit 7						Bit 0	Bit 7						Bit 0	
0.000	0x99	0xA0	0xA7	0xAE	0xB5	0xBC	0×C3	Reference channel association Associated sensing channel impact weight (this channel is reference channel for up to 7 other channels - (if this channel is associated to reference channel – 0 = no impact, 255 = 200% impact)									Read- Write					
0X92								CH7 (b	it 7) \rightarrow (CH0 (bit	0)											Read- Write

• See reference channel UI details

Known Issue – TWS Configuration

- If the IC is configured in TWS mode ('D0' config) for special GPIO requirements, then a brown-out reset may cause the settings to default to the '00' config.
- A master device will be able to detect state and re-initialize the 'D0' state
- A power-on reset will also recover the 'D0' state
- Please contact Azoteq for procedures if this state needs to be recovered
- This issue is solved from device version 3 and higher