# RENESAS

## ISL97702

## NOT RECOMMENDED FOR NEW DESIGNS RECOMMENDED REPLACEMENT PART ISL97519A

## Boost with Dual Reference Outputs

The ISL97702 represents a high efficiency, boost converter with integrated boost FET, boost diode and input disconnect FET. A dual feedback circuit allows simple switching between two pre-defined output voltages using a single logic input.

With an input voltage of 2.3V to 5.5V the ISL97702 has an output capability of up to 50mA at 18V using integrated 500mA switches. Efficiencies are up to 87%. The integrated protection FET is used to disconnect the boost inductor from the input supply whenever an output fault condition is detected, or when the device is disabled. This gives 0 output current in the disabled mode, compared to standard boost converters where current can still flow when the device is disabled.

The ISL97702 comes in the 10 Ld 3x3 DFN package and is specified for operation over the -40°C to  $85^{\circ}$ C temperature range.

## **Ordering Information**

PART NUMBER	PART MARKING	TAPE & REEL	PACKAGE	PKG. DWG. #
ISL97702IRZ (Note)	97702IRZ	-	10 Ld 3x3 DFN (Pb-Free)	MDP0047
ISL97702IRZ-T7 (Note)	97702IRZ	7"	10 Ld 3x3 DFN (Pb-Free)	MDP0047
ISL97702IRZ-T13 (Note)	97702IRZ	13"	10 Ld 3x3 DFN (Pb-Free)	MDP0047

NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

# Pinout



## Features

- Up to 87% efficiency
- 2.3V to 5.5V input
- Up to 28V output
- 50mA at 18V
- · Integrated boost Schottky diode
- Input voltage disconnect switch
- Dual output voltage selectable
- Synchronization input
- Chip enable
- 10 Ld 3x3 DFN package
- · Pb-free plus anneal available (RoHS compliant)

## Applications

- · OLED display power
- LED display power
- · Adjustable power supplies

# Typical Application Diagram



V(VOUT)<sub>0</sub> = (390k + 39k) / 39k \* 1.15V = 12.65V V(VOUT)<sub>1</sub> = (390k + 26.1k) / 26.1k \* 1.15V = 18.33V

NEN	SEL	V <sub>OUT</sub>
1	Х	High Z
0	0	V <sub>OUT0</sub>
0	1	V <sub>OUT1</sub>

RENESAS



FN7462 Rev 0.00 October 13, 2005

# Block Diagram



FIGURE 1. ISL97702 BLOCK DIAGRAM



#### **Absolute Maximum Ratings** (T<sub>A</sub> = 25°C)

VDD to GND0.3 to 6V
V <sub>OUT</sub> to GND0.3 to 31V
LX to GND
VDDOUT, NSYNC, FB0, FB1, SEL, NEN
to GND0.3V to VDD+0.3V

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed.

# **Electrical Specifications** VDD = 3.6V, GND = NEN = 0V, SEL = NSYNC = VDD, R1 = 390k, R2 = 39k, R3 = 26.1k, L = $10\mu$ H, T<sub>A</sub> = $-40^{\circ}$ C to $+85^{\circ}$ C unless otherwise stated

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
SUPPLY						
VDD	Supply Operating Voltage Range		2.3		5.5	V
IDIS	Supply Current when Disabled	NEN = VDD		0.1	3	μA
LOGIC INPUTS	- NEN, NSYNC, SEL					
Rup	Pull-up Resistor	Enabled, Input at GND	150	250	350	kΩ
կլ	Leakage Current when Disabled	Disabled, Input at GND	-1		1	μA
VHI	Logic High Threshold		1.8			V
VLO	Logic Low Threshold				0.7	V
POWER-ON RE	SET – VDD					
V <sub>RES_ON</sub>	Power On Reset Threshold	VDD rising		2.2	2.3	V
V <sub>RES_OFF</sub>	Power Off Threshold	VDD falling	1.9	2		V
	RIVER					
fosc	LX Switching Frequency with Internal Oscillator		0.9	1	1.1	MHz
fsync	LX Switching Frequency when Externally Synchronized at NSYNC			f (NSYNC)		-
ton-min	Minimum On-Time	FB1 = 0V, I(LX) > Ilim(LX)		60		ns
toff-min	Minimum Off-time (≥ Maximum Duty Cycle)	FB1 = 0V, I(LX) < Ilim(LX)		60		ns
Ron	LX On-Resistance	I(LX) = 100mA		0.4		Ω
lleak	LX Leakage Current	NEN = VDD, V(LX) = 30V		1	5	μA
Ipeak	LX Peak Current Limit	t > 8.32ms (end of soft-start)		1200		mA
<b>SCHOTTKY DI</b>	DDE – LX, V <sub>OUT</sub>					I
Vdiode	Forward Voltage from LX to VOUT	I = 10mA, T <sub>A</sub> = +25°C	0.4	0.5	0.6	V
		I = 10mA, T <sub>A</sub> = -40°C to +85°C	0.3	0.5	0.7	V
FEEDBACK INI	PUTS AND SELECTION – FB0, FB1, SE	L				
Vref <sub>FB0</sub>	Input Reference Voltage on FB0	SEL = GND, T <sub>A</sub> = +25°C	1.13	1.15	1.17	V
		SEL = GND, T <sub>A</sub> = -40°C to +85°C	1.12	1.15	1.18	V
Vref <sub>FB1</sub>	Input Reference Voltage on FB1	SEL = VDD, T <sub>A</sub> = +25°C	1.135	1.15	1.165	V
		SEL = GND, $T_A$ = -40°C to +85°C	1.125	1.15	1.175	V
I <sub>FB0</sub>	Input Current in FB0	SEL = GND, FB0 = 1.3V	-0.2		0.2	μA
I <sub>FB1</sub>	Input Current in FB1	SEL = VDD, FB1 = 1.3V	-0.2		0.2	μA



# **Electrical Specifications** $VDD = 3.6V, GND = NEN = 0V, SEL = NSYNC = VDD, R1 = 390k, R2 = 39k, R3 = 26.1k, L = 10 \mu H, T_A = -40^{\circ}C to +85^{\circ}C unless otherwise stated (Continued)$

PARAMETER	DESCRIPTION	CONDITION	MIN	TYP	MAX	UNIT
R <sub>FB0</sub>	FB0 Pull-Down Switch Resistance	SEL = VDD, I <sub>FB0</sub> = 10mA		15	25	Ω
R <sub>FB1</sub>	FB1 Pull-Down Switch Resistance	SEL = GND, I <sub>FB1</sub> = 10mA		15	25	Ω
SYNCHRONIZA	TION INPUT – NSYNC	·		1		1
f <sub>NSYNC</sub>	External Sync. Frequency Range		600		1400	kHz
td <sub>NSYNC</sub>	NSYNC Falling Edge to LX Falling Edge Delay	f <sub>NSYNC</sub> = 600kHz		80	100	ns
OVERVOLTAGE	DETECTOR - V <sub>OUT</sub>	· ·			I	
V <sub>OUT</sub>	Overvoltage Threshold	FB1 = GND	31	35		V
OVERCURREN	I DETECTOR	· ·			L	
IOCTVDDOUT	Overcurrent Threshold	t > 2.048ms, DC current		800		mA
OVER-TEMPER	ATURE DETECTOR			1	•	ł
t <sub>off</sub>	Shut-Down Temperature Threshold	T rising		135		°C
t <sub>on</sub>	Turn-On Temperature Threshold	T falling		100		°C
FAULT SWITCH	– VDD, VDDOUT	· ·			I	
Ron <sub>FS</sub>	On-Resistance from VDD to VDDOUT	IOUT = 50mA, t > 2.048ms		0.2		Ω
lleak <sub>VDDOUT</sub>	Leakage Current	VDDOUT = 0V		0.01	3	μA
ISS_VDDOUT	Soft Inrush Current Source at VDDOUT	VDD-VDDOUT = 0.5V, ton < 2.048ms		50		mA
REGULATION	l	· ·			I	
ACC Output Voltage Accuracy, Assuming	IOUT = 10mA, T <sub>A</sub> = +25°C	-1.5		1.5	%	
	Resistor Divider Tolerances of 0.1% or Better	IOUT = 10mA, $T_A = -40^{\circ}C$ to +85°C	-2.5		2.5	%
∆V <sub>OUT</sub> /∆IOUT	Load Regulation	IOUT = 0mA to 50mA		0.05		%
ΔV <sub>OUT</sub> /ΔVDD	Line Regulation	VDD = 3.6V to 2.6V, IOUT = 30mA		0.1		%/V



## **Typical Performance Curves**







FIGURE 4. EFFICIENCY vs I<sub>OUT</sub> (V<sub>OUT</sub> = 12.6V) L =  $6.8\mu$ H (TDK RLF7030) C =  $6.6\mu$ F





FIGURE 3. EFFICIENCY vs I<sub>OUT</sub> (V<sub>OUT</sub> = 18.3V) L =  $6.8\mu$ H (TDK RLF7030) C =  $6.6\mu$ F



FIGURE 5. EFFICIENCY vs I<sub>OUT</sub> (V<sub>OUT</sub> = 12.7V) L = 10 $\mu$ H (CDRH4D28C-100NC) C = 6.6 $\mu$ F



RENESAS

## Typical Performance Curves (Continued)





FIGURE 9. 18V->12V TRANSITION (V\_DD = 3.6V, R\_L = 360  $\Omega$ )



FIGURE 10. SHUT DOWN @ SEL = 1 (V\_DD = 3.6V, R\_L = 360  $\!\Omega)$ 





FIGURE 11. LOAD REGULATION (VIN = 3.6V)



FIGURE 12. LINE REGULATION (I<sub>OUT</sub> = 30mA)



FIGURE 13. QUIESCENT CURRENT vs VIN









FIGURE 15. RECOMMENDED MAXIMUM OUTPUT POWER vs INPUT VOLTAGE



## **Pin Descriptions**

PIN NUMBER	PIN NAME	PIN FUNCTION	
1	GND	Ground	
2	VDDOUT	Protection Switch Output	
3	VDD	Supply Input	
4	NSYNC	Synchronization Input (Falling Edge)	
5	FB0	Feedback Input 0	
6	FB1	Feedback Input 1	
7	SEL	Select Input	
8	NEN	Enable Input (Active Low)	
9	V <sub>OUT</sub>	Boost Output Voltage	
10	LX	Boost FET	

## **Function Overview**

The ISL97702 is a high frequency, high efficiency boost regulator which operates in constant frequency PWM mode. The boost converter generates a stable, higher output voltage from a variable, low voltage input source (e.g. Li-Ion battery). Two output voltage levels are pin selectable with values defined from the feedback resistor network.

The switching frequency is either generated from the fixed 1MHz internal oscillator or provided externally at the synchronization pin in the range from 600kHz to 1.4MHz. The compensation network and soft-start functions are built in with fixed parameters without any need for further external components.

To stop battery discharge into the output load when disabled the inductor is disconnected from the input supply with a low on resistance power switch.

Built in fault protection monitors inductor current and output voltage as well as junction temperature in order to interrupt the high current circuit path through the inductor and diode in the event of a load failure.

Low logic input thresholds allow the ISL97702 to interface directly to micro controllers with lower supply voltage. Alternatively the internal pull-up resistors on all logic inputs provide level shifting when driven from open collector outputs.

## **Description of Operation**

#### Enable Pin (active low) - NEN

If NEN is high the ISL97702 shuts down all its internal functions and deactivates its I/Os. Only the internal pull-up resistor at NEN remains active. If NEN is high the input disconnect switch between VDD and VDDOUT interrupts the circuit path from the input voltage VDD through inductor and diode to the output load at  $V_{OUT}$ . If shut down the total supply current in VDD is typically less than 0.1µA.

When NEN is driven low the ISL97702 begins with the start-up sequence.

#### Start-Up Sequence

After pin NEN is pulled low or a restart is triggered from Fault Control during operation, the ISL97702 goes through a start-up sequence with the following six states: Soft Inrush -> VDDOUT Enable -> Soft Boost 25 -> Soft Boost 50 -> Soft Boost 75 -> Normal.

If the sequence has completed, the ISL97702 stays in the "Normal" state until NEN is high again or any fault is detected.

#### Soft Inrush: State Duration ~2.048ms

The switch at VDDOUT is configured as current source and provides a limited current through the inductor to pre-charge the capacitor at  $V_{\mbox{OUT}}.$ 

#### VDDOUT Enable: State Duration ~128µs

The switch at VDDOUT is fully enabled and connects the inductor to VDD with a low on-resistance.

#### Soft Boost 25 -> 50 -> 75: State Duration 3x ~2.048ms

The boost regulator begins to switch at LX.

The LX current limit increases in three steps representing 25%, 50% 75% of its final value.

#### Normal

If no fault was detected Normal state is entered ~8.256ms after NEN is pulled low.

The LX current limit steps up to 100%.

In all states Fault Control can force the sequence to restart or even to shut down (see Table 1).



## Fault Control

The input voltage at VDD, current in the VDDOUT switch, voltage at V<sub>OUT</sub> and junction temperature Tj are continuously monitored and can either restart the start-up sequence or in some cases disable the ISL97702 boost function as long as the fault is present.

FAULT DESCRIPTION	FAULT CONDITION	ISL97702 FAULT REACTION			
Undervoltage at VDD	V(VDD) < V(VDD)off	Disables I/Os and waits until V(VDD) reaches V(VDD)on to begin with the start-up sequence			
Overcurrent drawn from VDDOUT	I(VDDOUT) > It(VDDOUT)err	Disables VDDOUT switch and LX driver and immediately restarts the start-up sequence			
Overvoltage at VOUT	V(VOUT) > Vt(VOUT)err	Disables VDDOUT switch and LX driver and waits until output voltage V(VOUT) drops to Vt(VOUT) to restart the start-up sequence			
Over Temperature on chip	Tj > Toff	Disables VDDOUT switch and LX driver and waits until junction temp drops to "Ton" to restart the start-up sequence			

#### TABLE 1. FAULT PROTECTION

## Maximum Duty Cycle – LX

The maximum duty cycle Dmax, at which the power FET can operate defines the upper limit of the regulator output to input voltage ratio according to the formula:  $V_{OUT}/V_{IN} = 1/(1-Dmax)$ . In the ISL97702, Dmax is defined from the minimum off-time toff(LX)min and the switching frequency.

If NSYNC is tied to VDD the internal oscillator defines Dmax to:

Dmax(fosc) = 1 - toff(LX)min\*fosc

With external synchronization at pin NSYNC

Dmax(NSYNC) = 1 - toff(LX)min\*f(NSYNC)

The duty cycle at LX can be 0% (**pulse skipping**), if the output voltage exceeds the target voltage set with the feedback resistors.

#### Internal Schottky Diode – LX, VOUT

The inductor node LX internally connects to the power FET and to the anode of the integrated power Schottky diode. The cathode of the diode is pin  $V_{OUT}$ . An overvoltage detector at  $V_{OUT}$  continuously monitors the cathode voltage and immediately disables the boost regulator if the voltage exceeds the maximum allowable voltage.

#### Feedback Input Pins – FB0, FB1

Each feedback pin is either configured as feedback input pin or as ground reference output pin for the external feedback resistor chain. Configured as output the feedback pin is switched to the internal reference ground via a low Ron MOS transistor to achieve maximum accuracy of the regulated output voltage. A current limit at FB0 and FB1 prevents overloading in a fault condition.

# TABLE 2. PIN FEEDBACK CONFIGURATION DEPENDENT ON SEL

SEL	FB0	FB1	
0	Feedback Input	Ground Reference Output	
1	Ground Reference Output	Feedback Input	

## **External Synchronization Pin - NSYNC**

Pin NSYNC can be used to synchronize the LX output pin with an external clock signal in the range from 600kHz to 1.4MHz.

A frequency detector monitoring NSYNC enables external synchronization if f(NSYNC) is higher than about 300kHz. If the pin is e.g. static high the internal oscillator defines the LX output frequency and phase. When externally synchronized all falling edges at LX are timed from the falling edge of the clock signal applied at NSYNC. The timing of the rising edge at LX is defined by the boost controller.





FIGURE 17. NSYNC TO LX SYNCHRONIZATION DELAY



FIGURE 18. LX SYNCHRONIZATION WITH f(SYNC) = 600kHz



FIGURE 19. LX SYNCHRONIZATION WITH f(SYNC) = 1.4MHz



FIGURE 20. ISL97702 APPLICATION BOARD

## **Typical Application**

Typical applications are passive- or active-matrix organic light emitting diode displays (PMOLED, AMOLED) in handheld devices. Applications with low power or screen saver/ reduced brightness modes are also directly supported.

Motivation: In the low power mode the OLED display brightness (~pixel current) is reduced so that the display drivers can operate with equally reduced power. Usually the supply voltage is kept at the same level, although the pixel voltage drops by several volts when the pixel current levels are reduced. Here a further power reduction can be achieved if the supply voltage for the display drivers is reduced according to the pixel diode characteristic.

The ISL97702 allows selection between a nominal and a reduced output voltage level in order to supply more effectively OLED display drivers.

#### **Components Selection**

The input capacitance is normally  $10\mu f \sim 15\mu F$  and the output capacitor is  $3.3\mu f$  to  $6.6\mu F$ . X5R or X7R type of ceramic capacitor with correct voltage rating is recommended. The output capacitor value will affect the output voltage ripple. Higher value of the output capacitor, lower ripple of the output voltage.

When choosing an inductor, make sure the inductor can handle the average and peak currents given by following formulas (80% efficiency assumed):

$$I_{LAVG} = \frac{I_{OUT} \cdot V_{OUT}}{0.8 \cdot V_{IN}}$$
(EQ. 1)

$$I_{LPK} = I_{LAVG} + \frac{1}{2} \cdot \Delta I_{L}$$
 (EQ. 2)

$$\Delta I_{L} = \frac{V_{IN} \cdot (V_{OUT} - V_{IN})}{L \cdot V_{OUT} \cdot f_{OSC}}$$
(EQ. 3)

Where:

- +  $\Delta I_L$  is the peak-to-peak inductor current ripple in Amperes
- · L inductance in H
- f<sub>OSC</sub> switching frequency, typically 1.0MHz

Optimal combination of the boost inductor L and the output capacitor Cout are listed in table:

	CAPACITOR (µF)		
INDUCTOR (µH)	MIN	MAX	
4.7	2.2	10	
6.8	3.3	10	
10	4.7	10	
15	6.8	10	

Recommended Inductor and Ceramic capacitor manufactures are listed in the following table:

INDUCTOR		CERAMIC CAPACITOR		
Sumida:	www.sumida.com	Taiyo Yuden: www.t-yuden.com		
TDK:	www.tdk.co.jp	AVX: www.avxcorp.com		
Toko:	www.tokoam.com	Murata: www.murata.com		

## PCB layout Considerations

The layout is very important for the converter to function properly. To ensure the high pulse current in the power ground does not interfere with the sensitive feedback signals, the current loops (V<sub>IN</sub>-L1-LX-GND, and V<sub>IN</sub>-L1-V<sub>OUT</sub>-C<sub>OUT</sub>-GND) should be as short as possible. For the DFN package, there is



no separated GND. All return GNDs should be connected in GND pin but with no sharing branch.

The heat of the IC is mainly dissipated through the thermal pad. Maximizing the copper area connected to the thermal pad

## Demo Board Layout



FIGURE 21. OVERVIEW of DEMO BOARD

is preferable. In addition, a solid ground plane is helpful for the EMI performance.

The demo board is a good example layout based on the principle. The overview, top layer and bottom layer of the demo board layout are shown in Figures 21, 22 and 23.



FIGURE 22. BOTTOM LAYER of the DEMO BOARD



FIGURE 23. TOP LAYER of the DEMO BOARD

© Copyright Intersil Americas LLC 2005. All Rights Reserved. All trademarks and registered trademarks are the property of their respective owners.

For additional products, see www.intersil.com/en/products.html

Intersil products are manufactured, assembled and tested utilizing ISO9001 quality systems as noted in the quality certifications found at <u>www.intersil.com/en/support/qualandreliability.html</u>

Intersil products are sold by description only. Intersil may modify the circuit design and/or specifications of products at any time without notice, provided that such modification does not, in Intersil's sole judgment, affect the form, fit or function of the product. Accordingly, the reader is cautioned to verify that datasheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com



# Dual Flat No-Lead Package Family (DFN)





BOTTOM VIEW





## **MDP0047**

DUAL FLAT NO-LEAD PACKAGE FAMILY (JEDEC REG: MO-229)

SYMBOL	DFN8	DFN10	TOLERANCE
A	0.85	0.90	±0.10
A1	0.02	0.02	+0.03/-0.02
b	0.30	0.25	±0.05
с	0.20	0.20	Reference
D	4.00	3.00	Basic
D2	3.00	2.25	Reference
E	4.00	3.00	Basic
E2	2.20	1.50	Reference
е	0.80	0.50	Basic
L	0.50	0.50	±0.10
L1	0.10	0	Maximum
<u> </u>	•		Rev. 1 10/03

#### NOTES:

1. Dimensioning and tolerancing per ASME Y14.5M-1994.

2. Exposed lead at side of package is a non-functional feature.

3. Bottom-side pin #1 I.D. may be a diepad chamfer, an extended tiebar tab, or a small square as shown.

4. Exposed leads may extend to the edge of the package or be pulled back. See dimension "L1".

5. Inward end of lead may be square or circular in shape with radius (b/2) as shown.

6. N is the total number of leads on the device.