Document Category: Product Specification



UltraCMOS® High-speed FET Driver, 40 MHz

Features

- · High- and low-side FET drivers
- · Dead-time control
- Fast propagation delay, 11 ns
- · Internal gate overvoltage management
- · Sub-nanosecond rise and fall time
- 2A/4A peak source/sink current
- Package flip chip

Applications

- DC–DC conversions
- AC–DC conversions
- · Wireless power
- LiDAR



Product Description

The PE29101 integrated high-speed driver indesigned to caltrol the gates of external power devices, such as enhancement mode gallium nitrication N) FE in The outrops of the PE29101 are capable of providing switching transition speeds in the sub-mosecond range is. Coming applications up to 40 MHz. High switching speeds result in smaller peripheral component application pable new applications such as wireless power charging.

The PE29101 operates from .oV and o support a high side floating supply voltage of 80V. An optional internal synchronous tstrap circuit limits ercharging of the bootstrap capacitor during reverse body diode ceeding their maximum gate-to-source voltage rating. The conduction, prev GaN FETs from ng t PE29101 also Foller that allows timing of the LS and HS gates to eliminate any large atures a time c shoot-through dramatically reduce the efficiency of the circuit and potentially damage the rents COL transistors.

The Definition is available in a top chip package and is manufactured on Peregrine's UltraCMOS process, a particle advance of for con-on-insulator (SOI) technology, offering the performance of GaAs with the ennomy and interaction conventional CMOS.

©2018, pSemi Corporation. All rights reserved. • Headquarters: 9369 Carroll Park Drive, San Diego, CA, 92121



Absolute Maximum Ratings

Exceeding absolute maximum ratings listed in **Table 1** may cause permanent damage. Operation should be restricted to the limits in **Table 2**. Operation between operating range maximum and absolute maximum for extended periods may reduce reliability.

ESD Precautions

When handling this UltraCMOS device, observe the same precautions as with any other ESL pensitive devices. Although this device contains circuitry to protect it from damage due to ESD, precautions should be taken to avoid exceeding the rating specified in **Table 1**.

Latch-up Immunity

Unlike conventional CMOS devices, UltraCMOS devices are immune to lab-up.

Table 1 • Absolute Maximum Ratings for PE29101

Min	Мах	Unit
-07	7	V
.3	7	V
-0.3	7	V
-5	100	V
	1000	V
	-07 -07 -0.3 -0.3	-07 7 3 7 -0.3 7 -5 100



Recommended Operating Conditions

Table 2 lists the recommended operating conditions for the PE29101. Devices should not be operated outside the recommended operating conditions listed below.

Table 2 • Recommended Operating Conditions for PE29101

			•
Min	Тур	Max	Unit
4.0	5.0		V
4.0	5	6.5	
4.0	0.0	6.5	V
1.6		6.5	V
0		6	V
		80	V
-40		+105	°C
-40		+125	°C
	4.0 4.0 4.0 1.6 0 -40	4.0 5.0 4.0 5.0 4.0 5.0 4.0 5.0 1.6 0 0 -40	4.0 5.0 5 4.0 5.0 6.5 4.0 5.0 6.5 4.0 5.0 6.5 1.6 6.5 0 6 80 +105



Electrical Specifications

Table 3 provides the key electrical specifications @ +25 °C, V_{DD} = 5V, 100 pF load; RDHL and RDLH are ±1% tolerance unless otherwise specified.

Parameter	Condition	Min	Тур	Nax	Unit
DC Characteristics					
V _{DD} quiescent current	V _{DD} = 5V, RDHL = RDLH = 80.6 kΩ				
HSB quiescent current	HSB = 5V		2.5		mA
LSB quiescent current	LSB = 5V		2.5		mA
Total quiescent current	V _{DD} =HSB=LSB=5V, RDHL = RDLH = 80.6 kΩ		5.9	8.0	mA
V _{DD} quiescent current	V _{DD} = 6.5V, RDHL = RDLH = 80.6 kΩ		1.3		mA
HSB quiescent current	HSB = 6.5V				mA
LSB quiescent current	LSB = 6.5V		3.9		mA
Total quiescent current	V_{DD} =HSB=LSB=6.5V, RDHL = 0.H = 80.6 k Ω		9.0	11.5	mA
Under Voltage Lockout					
Under voltage release (rising)			3.6	3.9	V
Under voltage hysteresis			400		mV
Gate Drivers		÷	· · · · · ·		
HSG _{PU} /LSG _{PU} pull-up resistance	$V_{DD} = 6.5$ DHL = RDLH = 80.6 k Ω		1.8		Ω
HSG _{PD} /LSG _{PD} pull-down resistant	6.5V		1.5		Ω
VDDSYNC resistance			4.5		Ω
HSG _{PU} /LSG _{PU} Is a ge currer	HSB P _{PU} = 5V, LSB–LSG _{PU} = 5V		10		μA
HSG _{PD} /LSG _{PD} let the circuit	G _{PD} -HSS = 5V/LSG _{PD} -HSS = 5V		50		μA
Dead.timetrol		1	I I		
D d-time control tages	HSB=LSB, 80.6 k Ω resistor to GND		1.4		V
	RDHL = 30 kΩ		0.8		ns
D t-time from HSG bing low to	RDHL = 80.6 kΩ		3.3		ns
LS. ing high	RDHL = 150 kΩ		6.5		ns
	RDHL = 255 kΩ		11.1		ns



Table 3 • DC Characteristics (Cont.)

Parameter	Condition	Min	Тур	Max	Unit
	RDLH = 30 kΩ		0.2		ns
Dead-time from LSG going low to HSG going high	RDLH = 80.6 kΩ		2.6		ns
	RDHL = 150 kΩ		5.6		is
	RDHL = 255 kΩ		10.0		ns
Switching Characteristics					
LSG turn-off propagation delay			ſ.		C C
HSG rise time	10%–90% with 100pF load		1.0		ns
LSG rise time	10%–90% with 100pF load		1.0		ns
HSG fall time	10%–90% with 100pF load		1.0		ns
LSG fall time	10%–90% with 100pF load		1.0		ns
Minimum output pulse width	RDLH = RDLH = 30 kΩ		2	4.0	ns
Max switching frequency @ 50% duty cycle	RDHL = RDLH = 80.6 kΩ	40	47		MHz

Control Logic

Table 4 provides the control logic truth table for the PE29

Table 4 • Truth Table for PE29101

EN	IN	HSG _F VSS	ISG _{PD} -HSS	LSG _{PU} –LSS	LSG _{PD} -LSS
L	L	ti-Z	L	Н	Hi–Z
L	Н		Hi–Z	Hi–Z	L
Н		-Z	L	Hi–Z	L
Н		Hi–Z	L	Hi–Z	L

PE29101 High-speed FET Driver



Typical Performance Data

Figure 2 through **Figure 4** show the typical performance data @ +25 °C, VDD = 5V, load = 100 pF capacitor, unless otherwise specified.





Figure 3 • UVLO Threshold



PE29101 High-speed FET Driver



Test Diagram

Figure 5 shows the test circuit used to characterize the PE29101.

Figure 5 • Test Circuit for PE29101





Theory of Operation

General

The PE29101 is intended to drive both the high-side (HS) and the low-side (LS) gates of external power transistors, such as enhancement-mode GaN FETs, for power management applications. The PE19101 is suited for applications requiring higher switching speeds due to the reduced parasitic properties of the high resistivity insulating substrate inherent with Peregrine's UltraCMOS process.

The driver uses a single-ended pulse width modulation (PWM) input that feeds a dead one couple, capable of generating a small and accurate dead-time. The propagation delay of the dead-time controller wast be sm to meet the fast switching requirements when driving GaN FETs. The differential couples of the deat meet controller are then level-shifted from a low-voltage domain to a high-voltage domain in united by the occurated drivers.

Each of the output drivers includes two separate pull-up and pull-down apputs allowing independent control of the turn-on and turn-off gate loop resistance. The low impedance output of the drivers improve external power FETs switching speed and efficiency, and minimizes the effects of the voltage rate time (dv/dt) transients.

Under-voltage Lockout

An internal under-voltage lockout (UVLO) feature prevents the PE29101 has povering up before input voltage rises above the UVLO threshold of 3.6V (typ), and 400 V (typ) of <u>hysteresis</u> multiplies the triggering of the UVLO circuit. The UVLO must be cleared and the EN pin must be released before the part will be enabled.

Dead-time Adjustment

The PE29101 features a dead-time adjustment that allows to user to control the timing of the LS and HS gates to eliminate any large shoot-through current, which could comatically reduce the efficiency of the circuit and potentially damage the GaN FETs. Two external resistors on the timing of outputs in the dead-time controller block. The timing war forms are illustrated in the gate 6.

ffect the The dead-time resistors only put; the HS output will always equal the duty-cycle of the input. The HS FET gate node will t pf the PWM input, as both rising and falling edges are shifted in sk tb y cyc the same direction. The LS FE ae node du cycle can be controlled with the dead-time resistors as each resistor will move the and falling edge opposite directions. RDLH will change the dead-time from lowside gate (LSG) gh-side G) rising and RDHL will change the dead-time from HSG falling to ing to LSG rising. F re 7 sho sulting dead-time versus the external resistor values

High-side Gate Woltage otection

, overchargh, nof the potstrap capacitor can develop. The resulting overvoltage on the high-side supply exceed the specified operating range of the transistor. The PE29101 features an internal synchronous tstrap protection circuit (pin 4) designed to limit overcharging of the bootstrap capacitor during reverse body conduction.

In

ti

di

PE29101 High-speed FET Driver



Figure 6 and Figure 7 provide the dead-time description for the PE29101.







Application Circuit

Figure 8 shows a typical application diagram of the PE29101 and its external components in a half-bridge, open-loop configuration. The PE29101 drives the low-side gate of Q2 referenced to ground, and the floating high-side gate of Q1 referenced to the switch node (HSS). Pin 4 of the PE29101 is connected to an external Schottky bootstrap diode with fast recovery time. The internal synchronous boot circuit limits over barging of the bootstrap capacitor during reverse body diode conduction, which could potentially damage Q1 y exceeding its specified gate-to source voltage.

The external gate resistors are required to de-Q the inductance in the gate loop and darboen the ringing on the FET gates and the SW node. Dead-time resistors RDHL and RDLH can be adjusted to inne-tune to dead time and to reduce unwanted losses during dead-time periods.



Figure 8 • Applications Diagram for PE29101



Pin Configuration

_

This section provides pin information for the PE29101. Figure 9 shows the pin map of this device for the available package. Table 5 provides a des



iption for ea	packag ich pin		5 provid	les a		Pin No.	Pin Name	Descrition
e 9 = Pin Conf	iguratio	n (Ton Vi	owRur	nns Dow	(n)	1	HSG _{PD}	High-side drive pull wn
	iguiutit			1000		2	HSS	High-side cce
						3	HSB	Lear-side bias
5 4 RDLH VDDS		③ HSB	2 HSS	1 HSG _{PD}	Ĩ	4	VDDSYN	contraction of the synchronized of the synchronized of the synchronized of external schottky diode.
8 (7 IN Ef)			6 HSG _{PU}	1640 µm (-20 / +30 µm)	5	RDLH	Dead-time patrol resistor sets LSG falling to SG rising delay (external resistor to GND)
					m (-2	6	HSr	High side gate drive pull-up
(1) (1) SND LS				9 LSG _{PU}	- 1640 µ	7 ^(*)		buts when high
16 (19	•	(14)	(13)	(12)		8(*)	IN	Control input
DHL V _D		LSB	LSS	LSG _{PD}			PU	Low-side gate drive pull-up
	–2040 µn	n (-20 / +30	μm)———	ſ		10 ^(*)	LSO	Look ahead for LSG _{PU} . LSO pre cedes LSG _{PU} and LSG _{PD} by 4 ns. Leave open if unused.
						11	GND	Ground
						12	LSG _{PD}	Low-side gate drive pull-down
						13	LSS	Low-side source
						14	LSB	Low-side bias
						14 15	LSB V _{DD}	Low-side bias +5V supply voltage



Die Mechanical Specifications

This section provides the die mechanical specifications for the PE29101.

Table 6 • Die Mechanical Specifications for PE29101

Parameter	Min	Тур	Мах		Unit	Terpondition
Die size, singulated (x,y)		2040 × 1640			μm	Interving same re, ax tols are -20/+30
Wafer thickness	180	200	220		μm	
Wafer size					μη-	
Bump pitch		400			um	
Bump height		85			μm	
Bump diameter		110			μη	max tolerance = ±17
1.640 <u>+0.03</u>				0		
		Ø0.110			Ø0.090± (x16	0.008
0.20±0.02		(x16)	BUMPS UP		, , , , , , , , , , , , , , , , , , ,	RECOMMENDED LAND PATTERN
					THIRD AN PROJECTI	GLE UNLESS OTHERWISE SPECIFIED ON DIMENSIONS ARE IN MILLIMETERS



Tape and Reel Specification

This section provides tape-and-reel information for the PE29101.

Figure 11 • Tape and Reel Specifications for the PE29101.





Ordering Information

Table 7 lists the available ordering codes for the PE29101.

Table 7 • Order Codes for PE29101

Order Codes	Description	Packaging	Shir ing Methr	
PE29101A-X	PE29101 flip chip	Die on tape and reel	5 mits/*	
PE29101A-Z	PE29101 flip chip	Die on tape and reel	3000 b. (T&R	

Document Categories

Advance Information

The product is in a formative or design stage. The data wet contains design target specifications for product development. Specifications and features may change in any manner with the state.

Preliminary Specification

The datasheet contains preliminary a. Addition data has be added at a later date. pSemi reserves the right to change specifications at any time without notice in order to supply a supervisible product.

Product Specification

The datasheet container and data in the even context of the specifications, pSemi will notify customers of the intended changes by issuing a CNF (Creationer Notific context).

Sales Contact

For additional information intact Sales ales@psemi.com.

Dis amer

The information in the ame user's own risk. The ducts are not design as the in life, or in any ar point assumes no liab Path Statement cument refleved to be reliable. However, pSemi assumes no liability for the use of this information. Use shall be entirely patent rights or licenses to any circuits described in this document are implied or granted to any third party. pSemi's or intended for use in devices or systems intended for surgical implant, or in other applications intended to support or cation in which the failure of the pSemi product could create a situation in which personal injury or death might occur. for damages, including consequential or incidental damages, arising out of the use of its products in such applications.

pSemi products are protected under one or more of the following U.S. patents: patents.psemi.com

Copyright and Trademark

t

©2018, pSemi Corporation. All rights reserved. The Peregrine Semiconductor name, Peregrine Semiconductor logo and UltraCMOS are registered trademarks and the pSemi name, pSemi logo, HaRP and DuNE are trademarks of pSemi Corporation in the U.S. and other countries.