

MOSFET – Power, Single N-Channel 40 V, 0.67 mΩ, 370 A

NVMFS5C404NL

Features

- Small Footprint (5x6 mm) for Compact Design
- Low R_{DS(on)} to Minimize Conduction Losses
- Low Q_G and Capacitance to Minimize Driver Losses
- NVMFS5C404NLWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free, Halogen Free/BFR Free and are RoHS Compliant

MAXIMUM RATINGS (T_J = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage		V _{DSS}	40	V	
Gate-to-Source Voltage)		V _{GS}	±20	V
Continuous Drain		T _C = 25°C	I _D	370	Α
Current R _{θJC} (Notes 1, 3)	Steady	T _C = 100°C		260	
Power Dissipation	State	T _C = 25°C	P _D	200	W
R _{θJC} (Note 1)		T _C = 100°C		100	
Continuous Drain		T _A = 25°C	I _D	52	Α
Current R _{θJA} (Notes 1, 2, 3)	Steady	T _A = 100°C		37	
Power Dissipation	State	T _A = 25°C	P_{D}	3.9	W
R _{θJA} (Notes 1 & 2)		T _A = 100°C		1.9	
Pulsed Drain Current	$T_A = 25$	°C, t _p = 10 μs	I _{DM}	900	Α
Operating Junction and	Storage T	emperature	T _J , T _{stg}	-55 to + 175	°C
Source Current (Body D	iode)		IS	191	Α
Single Pulse Drain-to-S Energy (I _{L(pk)} = 38 A)	Source Ava	alanche	E _{AS}	907	mJ
Lead Temperature for S (1/8" from case for 10 s)		urposes	TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

THERMAL RESISTANCE MAXIMUM RATINGS


Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	0.75	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	39	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- Surface-mounted on FR4 board using a 650 mm², 2 oz. Cu pad.
- 3. Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V _{(BR)DSS}	R _{DS(ON)} MAX	I _D MAX
40 V	0.67 mΩ @ 10 V	070 4
40 V	1.0 mΩ @ 4.5 V	370 A



N-CHANNEL MOSFET



XXXXXX = Specific Device Code

A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

ORDERING INFORMATION

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.


ELECTRICAL CHARACTERISTICS ($T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Cond	ition	Min	Тур	Max	Unit
OFF CHARACTERISTICS	•	•		-	-	-	-
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} = 0 V, I _D =	= 250 μA	40			٧
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /				21.6		mV/°C
Zero Gate Voltage Drain Current	I _{DSS}	V _{GS} = 0 V,	T _J = 25 °C			10	,
		V _{DS} = 40 V	T _J = 125°C			250	μΑ
Gate-to-Source Leakage Current	I _{GSS}	V _{DS} = 0 V, V _G	_S = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D$	= 250 μΑ	1.2		2.0	V
Threshold Temperature Coefficient	V _{GS(TH)} /T _J				-6.2		mV/°C
Drain-to-Source On Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 50 A		0.52	0.67	0
		V _{GS} = 4.5 V	I _D = 50 A		0.75	1.0	mΩ
Forward Transconductance	9 _{FS}	V _{DS} =15 V, I _D	₎ = 50 A		270		S
CHARGES, CAPACITANCES & GATE RE	SISTANCE						
Input Capacitance	C _{ISS}				12168		
Output Capacitance	C _{OSS}	V _{GS} = 0 V, f = 1 MH	z, V _{DS} = 25 V		4538		pF
Reverse Transfer Capacitance	C _{RSS}				79.8		1
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 4.5 V, V _{DS} = 2	20 V; I _D = 50 A		81		
Total Gate Charge	Q _{G(TOT)}	V _{GS} = 10 V, V _{DS} = 2	20 V; I _D = 50 A		181		1
Threshold Gate Charge	Q _{G(TH)}				8.5		nC
Gate-to-Source Charge	Q _{GS}	1 .,			27.8		1
Gate-to-Drain Charge	Q_{GD}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 2$	20 V; I _D = 50 A		23.8		1
Plateau Voltage	V_{GP}				2.7		V
SWITCHING CHARACTERISTICS (Note 5	5)						
Turn-On Delay Time	t _{d(ON)}				24		
Rise Time	t _r	V _{GS} = 4.5 V, V _D	₁₉ = 20 V,		135		1
Turn-Off Delay Time	t _{d(OFF)}	$I_D = 50 \text{ A}, R_G$	= 1.0 Ω		87		ns
Fall Time	t _f	1			157		1
DRAIN-SOURCE DIODE CHARACTERIS	TICS			•		•	•
Forward Diode Voltage	V_{SD}	V _{GS} = 0 V,	T _J = 25°C		0.7	1.2	
		I _S = 50 A	T _J = 125°C		0.61		V
Reverse Recovery Time	t _{RR}				97.4		
Charge Time	ta	$V_{GS} = 0 \text{ V, dIS/dt}$	= 100 A/us.		46.5		ns
Discharge Time	t _b	$I_S = 50$	Α ,,,,,,		50.9		1
Reverse Recovery Charge	Q _{RR}	1			190		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.


TYPICAL CHARACTERISTICS



800 700 600 500 400 300 $T_J = 25^{\circ}C$ 200 $T_{J} = 125^{\circ}$ 100 $T_{.1} = -55^{\circ}C$ 0 0 0.5 2.0 3.0 3.5 1.0 1.5 2.5 V_{GS}, GATE-TO-SOURCE VOLTAGE (V)

Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage







Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

TYPICAL CHARACTERISTICS






Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 11. Safe Operating Area

Figure 12. I_{PEAK} vs. Time in Avalanche

Figure 10. Diode Forward Voltage vs. Current




Figure 13. Thermal Characteristics

DEVICE ORDERING INFORMATION

Device	Case	Marking	Package	Shipping [†]
NVMFS5C404NLT1G	506EZ	5C404L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C404NLWFT1G	507BA	404LWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS5C404NLT3G	506EZ	5C404L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5C404NLWFT3G	507BA	404LWF	DFN5 (Pb-Free, Wettable Flanks)	5000 / Tape & Reel
NVMFS5C404NLAFT1G	506EZ	5C404L	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C404NLWFAFT1G	507BA	404LWF	DFN5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel
NVMFS5C404NLAFT3G	506EZ	5C404L	DFN5 (Pb-Free)	5000 / Tape & Reel
NVMFS5C404NLWFAFT3G	507BA	404LWF	DFN5 (Pb-Free, Wettable Flanks)	5000 / Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

SCALE 2:1






DATE 25 AUG 2021

MILLIMETERS

- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
 2. CONTROLLING DIMENSION: MILLIMETERS
 3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	d I III					
			DIM	I MIN.	N□M.	MAX.
PIN 1 IDENTIFIER —			э А	0.90	1.00	1.10
1	i i	i	A1	0.00		0.05
			b	0.33	0.41	0.51
٩		<u> </u>	_ c	0.23	0.28	0.33
·		A1-J I V	ם ו	5.00	5.15	5.30
	TOP VIEW		EATING D1	4.70	4.90	5.10
	101 112 11		D2	3.80	4.00	4.20
	DETAIL A —		E	6.00	6.15	6.30
// 0.10 C	$\overline{}$		E1	5.70	5.90	6.10
4		‡	E2	3.45	3.80	3.85
□ 0.10 C			е		1.27 BSC	,
	SIDE VIEW	SEATING C PLANE	G	0.51	0.575	0.71
	OIDL VILW		k	1.10	1.20	1.40
8X b	-		L	0.51	0.575	0.71
⊕ 0.10 C A B 0.05 C			L1		0.125 RE	F
[* [0.05[C]	 e		М	3.00	3.40	3.80
	 e/2		θ	0*		12*
<u>1</u> 		K	2X 0.4950-	2× 1.53-	.56 	
İ		PACKAGE	2X 0.25-	刑	 	

(EXPOSED PAD) **GENERIC** BOTTOM VIEW



PACKAGE DUTLINE

2X 0.91

0.97

4X 1.00

4X 0.75-



= Year

= Work Week

Α Υ

W

ZZ

= Assembly Location

RECOMMENDED MOUNTING FOOTPRINT

_ 1.27 PITCH

For additional information on our Pb-Free strategy and soldering details, please download the IN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

= Lot Traceability *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■" may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON24855H	Electronic versions are uncontrolled except when accessed directly from Printed versions are uncontrolled except when stamped "CONTROLLED"	
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1

ON Semiconductor and unare trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

IDENTIFIER

// 0.10 C

○ 0.10 C





CASE 507BA **ISSUE A**



MILLIMETERS



TES:

DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.

CONTROLLING DIMENSION: MILLIMETERS


DIMENSIONS DI AND EI DO NOT INCLUDE MOLD FLASH,

PROTRUSIONS, OR GATE BURRS.


THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN

FEATURES TO AID IN FILLET FORMATION ON THE LEADS

DURING MOUNTING.




	1.171		\3
DIM	MIN.	N□M.	MAX.
Α	0.90	1.00	1.10
A1	0.00		0.05
b	0.33	0.41	0.51
C	0.23	0.28	0.33
D	5.00	5.15	5.30
D1	4.70	4.90	5.10
D2	3.80	4.00	4.20
Ε	6.00	6.15	6.30
E1	5.70	5.90	6.10
E2	3.45	3.65	3.85
e		1.27 BSC	
G	0.51	0.575	0.71
K	1.20	1.35	1.50
L	0.51	0.575	0.71
L1		0.150 RE	F
М	3.00	3.40	3.80



TOP VIEW

DETAIL A





θ

0*

12*

GENERIC MARKING DIAGRAM*



= Assembly Location Α Υ = Year

W = Work Week ZZ = Lot Traceability

XXXXXX = Specific Device Code *This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products

may not follow the Generic Marking.

RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the $\square N$ Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

DOCUMENT NUMBER: 98AON26450

Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.

DESCRIPTION: DFNW5 5x6 (FULL-CUT SO8FL WF) **PAGE 1 OF 1**

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales