











TLC2274AM-MIL

SLOS986 - JUNE 2017

# TLC2274AM-MIL Advanced LinCMOS Rail-to-Rail Operational Amplifier

### **Features**

- Output Swing Includes Both Supply Rails
- Low Noise: 9 nV/ $\sqrt{\text{Hz}}$  Typical at f = 1 kHz
- Low-Input Bias Current: 1-pA Typical
- Fully-Specified for Both Single-Supply and Split-Supply Operation
- Common-Mode Input Voltage Range Includes Negative Rail
- High-Gain Bandwidth: 2.2-MHz Typical
- High Slew Rate: 3.6-V/µs Typical
- Low Input Offset Voltage: 2.5 mV Maximum at  $T_A = 25^{\circ}C$
- Macromodel Included
- Performance Upgrades for the TLC272 and TLC274
- Available in Q-Temp Automotive

## **Applications**

- White Goods (Refrigerators, Washing Machines)
- Hand-held Monitoring Systems
- Configuration Control and Print Support
- Transducer Interfaces
- **Battery-Powered Applications**

### Description

The TLC2274AM-MIL device is a quadruple operational amplifier from Texas Instruments. The device exhibits rail-to-rail output performance for increased dynamic range in single- or split-supply applications. The TLC2274AM-MIL device offers 2 MHz of bandwidth and 3 V/µs of slew rate for higherspeed applications. Thee device offers comparable ac performance while having better noise, input offset voltage, and power dissipation than existing CMOS operational amplifiers. The TLC2274AM-MIL device has a noise voltage of 9 nV/vHz, two times lower than competitive solutions.

The TLC2274AM-MIL device, exhibiting high input impedance and low noise, is excellent for small-signal conditioning for high-impedance sources such as piezoelectric transducers. Because of the micropower dissipation levels, the device works well in hand-held monitoring and remote-sensing applications. In addition, the rail-to-rail output feature, with single- or split-supplies, makes this device a great choice when interfacing with analog-to-digital converters (ADCs). For precision applications, the TLC2272AM-MIL device is available with a maximum input offset voltage of 950 μV. This device is fully characterized at 5 V and ±5 V.

The TLC2274AM-MIL device also makes a great upgrade to the TLC272 in standard designs, offering increased output dynamic range, lower noise voltage, and lower input offset voltage. This enhanced feature set allows the device to be used in a wider range of applications. For applications that require higher output drive and wider input voltage range, see the TLV2432 and TLV2442 devices.


If the design requires single amplifiers, see the TLV2211, TLV2221 and TLV2231 family. These devices are single rail-to-rail operational amplifiers in the SOT-23 package. Their small size and low power consumption make them ideal for high density, battery-powered equipment.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SOIC (14)	3,91 mm × 8,65 mm
TLC2274AM-MIL	CDIP (14)	6,67 mm × 19,56 mm
	LCCC (20)	8,89 mm × 8,89 mm
	CFP (14)	6,35 mm × 19,30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Maximum Peak-to-Peak Output Voltage vs Supply Voltage



SLOS986 – JUNE 2017 www.ti.com


## **Table of Contents**


1	Features 1		7.3 Feature Description	19
2	Applications 1		7.4 Device Functional Modes	19
3	Description 1	8	Application and Implementation	20
4	Revision History2		8.1 Application Information	20
5	Pin Configuration and Functions		8.2 Typical Application	21
6	Specifications5	9	Power Supply Recommendations	23
U	6.1 Absolute Maximum Ratings	10	Layout	24
	6.2 ESD Ratings		10.1 Layout Guidelines	
	6.3 Recommended Operating Conditions		10.2 Layout Example	24
	6.4 Thermal Information	11	Device and Documentation Support	25
	6.5 Electrical Characteristics V <sub>DD</sub> = 5 V		11.1 Receiving Notification of Documentation Update	
	6.6 Electrical Characteristics V <sub>DD</sub> ± = ±5 V		11.2 Community Resources	25
	6.7 Typical Characteristics		11.3 Trademarks	25
7	Detailed Description		11.4 Electrostatic Discharge Caution	25
•	7.1 Overview		11.5 Glossary	25
	7.2 Functional Block Diagram	12	Mechanical, Packaging, and Orderable Information	25

# 4 Revision History


DATE	REVISION	NOTE
June 2017	*	Initial release

## 5 Pin Configuration and Functions





NC - No internal connection



NC - No internal connection

Draduct Folder Links, TLC007444

Copyright © 2017, Texas Instruments Incorporated

SLOS986 - JUNE 2017

www.ti.com



## **Pin Functions**

	PIN			
NABAT		NO.	1/0	DESCRIPTION
NAME	D, J, N, or W	FK		
1IN+	3	4	1	Non-inverting input, Channel 1
1IN-	2	3	1	Inverting input, Channel 1
1OUT	1	2	0	Output, Channel 1
2IN+	5	8	1	Non-inverting input, Channel 2
2IN-	6	9	1	Inverting input, Channel 2
2OUT	7	10	0	Output, Channel 2
3IN+	10	14	1	Non-inverting input, Channel 3
3IN-	9	13	1	Inverting input, Channel 3
3OUT	8	12	0	Output, Channel 3
4IN+	12	18	1	Non-inverting input, Channel 4
4IN-	13	19	1	Inverting input, Channel 4
4OUT	14	20	0	Output, Channel 4
V <sub>DD</sub> +	4	6	-	Positive (highest) supply
V <sub>DD</sub> -	11	16	_	Negative (lowest) supply
V <sub>DD</sub> -/GND	_	_	_	Negative (lowest) supply
NC	_	1, 5, 7, 11, 15, 17		No connection

SLOS986 - JUNE 2017 www.ti.com

## **Specifications**

### 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

	MIN	MAX	UNIT
Supply voltage, V <sub>DD</sub> + <sup>(2)</sup>		8	V
$V_{DD}$ <sup>(2)</sup>	-8		V
Differential input voltage, V <sub>ID</sub> <sup>(3)</sup>		±16	V
Input voltage, V <sub>I</sub> (any input) (2)	V <sub>DD</sub> 0.3	V <sub>DD</sub> +	V
Input current, I <sub>I</sub> (any input)		±5	mA
Output current, I <sub>O</sub>		±50	mA
Total current into V <sub>DD</sub> +		±50	mA
Total current out of V <sub>DD</sub> -		±50	mA
Duration of short-circuit current at (or below) 25°C (4)	Unlim	ited	
Operating ambient temperature range, T <sub>A</sub>	-55	125	
Storage temperature, T <sub>stg</sub>	-65	150	°C

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

All voltage values, except differential voltages, are with respect to the midpoint between  $V_{DD}$ + and  $V_{DD}$ -

Differential voltages are at IN+ with respect to IN-. Excessive current will flow if input is brought below V<sub>DD</sub>- - 0.3 V.

## 6.2 ESD Ratings

				VALUE	UNIT
V		Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	Devices in D packages	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	Devices in D packages	±1000	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
$V_{DD}\pm$	Supply voltage	±2.2	±8	V
VI	Input voltage	V <sub>DD</sub> -	V <sub>DD</sub> + - 1.5	V
V <sub>IC</sub>	Common-mode input voltage	V <sub>DD</sub> -	V <sub>DD</sub> + - 1.5	V
T <sub>A</sub>	Operating ambient temperature	<b>-</b> 55	125	°C

## 6.4 Thermal Information

				TLC2274AM-MIL	-		
	THERMAL METRIC <sup>(1)</sup>	D (SOIC)	J (CDIP)	FK (LCCC)	N (PDIP)	W (CFP)	UNIT
		14-PIN	14-PIN	20-PIN	14-PIN	14-PIN	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)(3)	115.6	_	_		_	°C/W
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance (2)(3)	61.8	16.2	18		121.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	55.9	_	_		_	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.3	_	_		_	°C/W
ΨЈВ	Junction-to-board characterization parameter	55.4	_	_		_	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	_	_	_		8.68	°C/W

For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics.

Copyright © 2017, Texas Instruments Incorporated

The output may be shorted to either supply. Temperature or supply voltages must be limited to ensure that the maximum dissipation rating is not exceeded.

Maximum power dissipation is a function of  $T_{J(max)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_{J(max)} - T_A) / R_{\theta,JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability. The package thermal impedance is calculated in accordance with JESD 51-7 (plastic) or MIL-STD-883 Method 1012 (ceramic).

TEXAS INSTRUMENTS

SLOS986 – JUNE 2017 www.ti.com

# 6.5 Electrical Characteristics $V_{DD} = 5 V$

at specified ambient temperature,  $V_{DD}$  = 5 V;  $T_A$  = 25°C, unless otherwise noted.

	PARAMETER		TEST CONDITION		MIN	TYP	MAX	UNIT
V <sub>IO</sub>	Input offset voltage	$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V}$	/,	T <sub>A</sub> = 25°C		300	950	μV
VIO	input onset voltage	$V_{O} = 0 \text{ V}, R_{S} = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			1500	μν
$\alpha_{VIO}$	Temperature coefficient of input offset voltage	$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V}$	$V_{0} = 0 V_{0} = 5$	50 Ω		2		μV/°C
	Input offset voltage long-term drift <sup>(1)</sup>	$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V}$	$V_{0} = 0 \ V_{0} = 5$	50 Ω		0.002		μV/mo
	Input offset current	$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V}$	/,	T <sub>A</sub> = 25°C		0.5	60	<b>n</b> Λ
I <sub>IO</sub>	input onset current	$V_O = 0 \text{ V}, R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			800	pA
	Input bias current	$V_{IC} = 0 \text{ V}, V_{DD\pm} = \pm 2.5 \text{ V}$	/,	T <sub>A</sub> = 25°C		1	60	- Δ
I <sub>IB</sub>	input bias current	$V_O = 0 \text{ V}, R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			800	pA
V	Common mode input voltage	$R_S = 50 \Omega$ ; $ V_{IO}  \le 5 \text{ m}$	,	T <sub>A</sub> = 25°C	-0.3	2.5	4	V
V <sub>ICR</sub>	Common-mode input voltage	$N_S = 30.22,  V_{10}  = 3.111$	,	$T_A = -55$ °C to 125°C	0	2.5	3.5	V
		$I_{OH} = -20 \mu A$				4.99		
		1 - 2004		T <sub>A</sub> = 25°C	4.85	4.93		
$V_{OH}$	High-level output voltage	$I_{OH} = -200 \mu A$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	4.85			V
		1 1 2 2		T <sub>A</sub> = 25°C	4.25	4.65		
		$I_{OH} = -1 \text{ mA}$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	4.25			
			$I_{OL} = 50 \mu A$			0.01		
			I 500 A	T <sub>A</sub> = 25°C		0.09	0.15	
$V_{OL}$	Low-level output voltage	V <sub>IC</sub> = 2.5 V	I <sub>OL</sub> = 500 μA	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			0.15	V
				T <sub>A</sub> = 25°C		0.9	1.5	
			$I_{OL} = 5 \text{ mA}$	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			1.5	
		$V_{10} = 2.5 \text{ V}. V_{0} = 1 \text{ V to}$	4 V.	T <sub>A</sub> = 25°C	15	35		
$A_{VD}$	Large-signal differential voltage amplification	$V_{IC} = 2.5 \text{ V}, V_{O} = 1 \text{ V to}$ $R_{L} = 10 \text{ k}\Omega^{(2)}$	,	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	15			V/mV
	voltage amplification	$V_{IC} = 2.5 \text{ V}, V_{O} = 1 \text{ V to}$	4 V; $R_L = 1 M\Omega^{(2)}$			175		
r <sub>id</sub>	Differential input resistance					10 <sup>12</sup>		Ω
r <sub>i</sub>	Common-mode input resistance					10 <sup>12</sup>		Ω
Ci	Common-mode input capacitance	f = 10 kHz, P package				8		pF
Z <sub>o</sub>	Closed-loop output impedance	f = 1 MHz, A <sub>V</sub> = 10				140		Ω
		$V_{IC} = 0 \text{ V to } 2.7 \text{ V},$		T <sub>A</sub> = 25°C	70	75		
CMRR	Common-mode rejection ratio	$V_{O} = 2.5 \text{ V}, R_{S} = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	70			dB
	Supply-voltage rejection ratio	V <sub>DD</sub> = 4.4 V to 16 V,		T <sub>A</sub> = 25°C	80	95		
<b>k</b> <sub>SVR</sub>	$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = V_{DD} / 2$ , no load		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	80			dB
_				T <sub>A</sub> = 25°C		4.4	6	
I <sub>DD</sub>	Supply currrent	$V_O = 2.5 \text{ V}$ , no load		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			3	mA
		$V_0 = 0.5 \text{ V to } 2.5 \text{ V},$		T <sub>A</sub> = 25°C	2.3	3.6		
SR	Slew rate at unity gain	$R_L = 10 \text{ k}\Omega^{(2)}, C_L = 100$	pF <sup>(2)</sup>	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	1.7			V/µs
.,		f = 10 Hz				50		
V <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz				9		nV/√Hz
	Peak-to-peak equivalent	f = 0.1 Hz to 1 Hz				1		
$V_{NPP}$	input noise voltage	f = 0.1 Hz to 10 Hz				1.4		μV
In	Equivalent input noise current					0.6		fA/√Hz
				A <sub>V</sub> = 1		0.0013%		
THD+N	Total harmonic distortion + noise	$V_O = 0.5 \text{ V to } 2.5 \text{ V},$ $f = 20 \text{ kHz}, R_1 = 10 \text{ k}\Omega^{(1)}$	2)	A <sub>V</sub> = 10		0.004%		
		1 - 20 KHZ, KL = 10 K22		A <sub>V</sub> = 100		0.03%		
	Gain-bandwidth product	$f = 10 \text{ kHz}, R_L = 10 \text{ k}\Omega^{(}$	$^{2)}$ , $C_L = 100 \text{ pF}^{(2)}$			2.18		MHz
B <sub>OM</sub>	Maximum output-swing bandwidth	$V_{O(PP)} = 2 \text{ V}, A_V = 1, R_L$		00 pF <sup>(2)</sup>		1		MHz
t <sub>s</sub>	0 (11) (1	$A_V = -1$ , $R_1 = 10 \text{ k}\Omega^{(2)}$ .		To 0.1%		1.5		
	Settling time	Step = 0.5 V to 2.5 V, C	(0)					μs

<sup>(1)</sup> Typical values are based on the input offset voltage shift observed through 168 hours of operating life test at  $T_A = 150$ °C extrapolated to  $T_A = 25$ °C using the Arrhenius equation and assuming an activation energy of 0.96 eV.

<sup>(2)</sup> Referenced to 0 V.

# Electrical Characteristics $V_{DD} = 5 V$ (continued)

at specified ambient temperature,  $V_{DD}$  = 5 V;  $T_A$  = 25°C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP MA	X UNIT
$\phi_{\text{m}}$	Phase margin at unity gain	$R_L = 10 \text{ k}\Omega^{(2)}, C_L = 100 \text{ pF}^{(2)}$		50	0
	Gain margin	$R_L = 10 \text{ k}\Omega^{(2)}, C_L = 100 \text{ pF}^{(2)}$		10	dB

Product Folder Links: TLC2274AM-MIL

SLOS986 – JUNE 2017 www.ti.com

# 6.6 Electrical Characteristics $V_{DD} \pm = \pm 5 \text{ V}$

at specified ambient temperature,  $V_{DD} \pm = \pm 5 \text{ V}$ ;  $T_{A} = 25 ^{\circ}\text{C}$ , unless otherwise noted.

Input offset voltage	V <sub>IC</sub> = 0 V, V <sub>O</sub> = 0 V,		T <sub>A</sub> = 25°C		200	050	
input offset voltage			.A _0 0		300	950	
	$R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			1500	μV
Temperature coefficient of input offset voltage	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V}, R_{O} = 0 \text{ V}$	S = 50 Ω			2		μV/°C
Input offset voltage long-term drift	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V}, R$	S = 50 Ω			0.002		μV/mo
Input offset current	$V_{IC} = 0 \ V, \ V_{O} = 0 \ V,$		T <sub>A</sub> = 25°C		0.5	60	рA
input onset current	$R_S = 50 \Omega$		$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$			800	ρ/t
Input bias current	$V_{IC} = 0 \text{ V}, V_{O} = 0 \text{ V},$		T <sub>A</sub> = 25°C		1	60	pА
	$R_S = 50 \Omega$					800	F
Common-mode input voltage	$R_S = 50 \Omega;  V_{IO}  \le 5 \text{ m}$	ηV					V
			$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	<del>-</del> 5		3.5	
	I <sub>O</sub> = -20 μA						
Maximum positive peak	$I_{O} = -200 \mu A$				4.93		.,
output voltage					4.05		V
	$I_O = -1 \text{ mA}$		- 11		4.65		
		I 50 A	1 <sub>A</sub> = -55°C to 125°C	4.25	4.00		
		10 = 50 μΑ	T = 25°C	1 95			
Maximum negative	V <sub>10</sub> = 0 V	$I_O = 500 \mu A$			-4.31		V
peak output voltage	VIC = O V,				_4 1		v
		$I_O = 5 \text{ mA}$			7.1		
					50		
Large-signal differential	$V_{O} = \pm 4 \text{ V}; R_{L} = 10 \text{ k}\Omega$	2	- 11				V/mV
voltage amplification	$V_{\Omega} = \pm 4 \text{ V}$ : $R_{L} = 1 \text{ M}\Omega$	1 22			300		.,
Differential input resistance	0 , L						Ω
·					• •		Ω
· · · · · · · · · · · · · · · · · · ·	f = 10 kHz. P package	<u> </u>			8		pF
	-				130		Ω
· · · ·	-		T <sub>A</sub> = 25°C	75	80		
Common-mode rejection ratio	$V_O = 0 \text{ V}, R_S = 50 \Omega$		$T_A = -55^{\circ}\text{C to } 125^{\circ}\text{C}$	75			dB
Supply-voltage rejection ratio	V <sub>DD</sub> , = 2.2 V to ±8 V.		T <sub>A</sub> = 25°C	80	95		
$(\Delta V_{DD} / \Delta V_{IO})$	$V_{IC} = 0 \text{ V, no load}$		$T_A = -55$ °C to 125°C	80			dB
0 1	V 0V 1 1		T <sub>A</sub> = 25°C		4.8	6	
Supply currrent	$V_0 = 0 V$ , no load		$T_A = -55$ °C to 125°C			6	mA
Class rate at units agin	$V_0 = \pm 2.3 \text{ V},$		T <sub>A</sub> = 25°C	2.3	3.6		1//
Siew rate at unity gain	$R_L = 10 \text{ k}\Omega, C_L = 100 \text{ p}$	pF	$T_A = -55^{\circ}C \text{ to } 125^{\circ}C$	1.7			V/µs
Equivalent input poise voltage	f = 10 Hz				50		nV/√ <del>Hz</del>
Equivalent input noise voltage	f = 1 kHz				9		11 0/ 11 12
Peak-to-peak equivalent	f = 0.1 Hz to 1 Hz				1		μV
input noise voltage	f = 0.1 Hz to 10 Hz				1.4		•
Equivalent input noise current					0.6		fA/√Hz
	V <sub>0</sub> = +2 3		A <sub>V</sub> = 1				
Total harmonic distortion + noise		2	•				
			A <sub>V</sub> = 100				
•			100 5				MHz
Maximum output-swing bandwidth	$V_{O(PP)} = 4.6 \text{ V}, A_V = 1,$	$R_L = 10 \text{ k}\Omega, C_L = 10 \text{ k}\Omega$					MHz
Settling time	$A_V = -1$ , $R_L = 10 \text{ k}\Omega$ , Step = -2.3 V to 2.3 V	C. = 100 pF					μs
Dhoop marsin at write and	-	- :	10 0.01%				0
							dB
	Input bias current  Common-mode input voltage  Maximum positive peak output voltage  Maximum negative peak output voltage  Large-signal differential voltage amplification  Differential input resistance  Common-mode input resistance  Common-mode input capacitance  Closed-loop output impedance  Common-mode rejection ratio  Supply-voltage rejection ratio  (\( \Delta \V_{DD} / \Delta V_{IO} \))  Supply currrent  Slew rate at unity gain  Equivalent input noise voltage  Peak-to-peak equivalent input noise voltage  Equivalent input noise current  Total harmonic distortion + noise  Gain-bandwidth product  Maximum output-swing bandwidth	Input bias current $ \begin{aligned} & R_S = 50 \ \Omega \\ & V_{IC} = 0 \ V, \ V_O = 0 \ V, \\ & R_S = 50 \ \Omega \end{aligned} $ Common-mode input voltage $ \begin{aligned} & R_S = 50 \ \Omega; \  V_{IO}  \le 5 \ n \\ & I_O = -200 \ \mu A \end{aligned} $ $ \begin{aligned} & I_O = -200 \ \mu A \\ & I_O = -200 \ \mu A \end{aligned} $ $ \begin{aligned} & I_O = -200 \ \mu A \end{aligned} $ $ \begin{aligned} & I_O = -200 \ \mu A \end{aligned} $ $ \begin{aligned} & I_O = -200 \ \mu A \end{aligned} $ $ \begin{aligned} & I_O = -1 \ mA \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \end{aligned} $ $ \end{aligned} $ $ \begin{aligned} & V_{IC} = 0 \ V, \end{aligned} $ $ \end{aligned}$	$   N_{\rm K}  = 50  \Omega   \                                $	$   R_S = 0.01                                 $			

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated

## 6.7 Typical Characteristics

## **Table 1. Table of Graphs**


			FIGURE <sup>(1)</sup>
,	lanut effect voltege	Distribution	1, 2
/ <sub>10</sub>	Input offset voltage	vs Common-mode voltage	3, 4
<sup>I</sup> VIO	Input offset voltage temperature coefficient	Distribution	5, 6 <sup>(2)</sup>
<sub>IB</sub> /I <sub>IO</sub>	Input bias and input offset current	vs Ambient temperature	7 <sup>(2)</sup>
. ,	land delibera	vs Supply voltage	8
V <sub>I</sub>	Input voltage	vs Ambient temperature	9(2)
√ <sub>OH</sub>	High-level output voltage	vs High-level output current	10 <sup>(2)</sup>
V <sub>OL</sub>	Low-level output voltage	vs Low-level output current	11, 12 <sup>(2)</sup>
V <sub>OM+</sub>	Maximum positive peak output voltage	vs Output current	13 <sup>(2)</sup>
V <sub>OM-</sub>	Maximum negative peak output voltage	vs Output current	14 <sup>(2)</sup>
V <sub>O(PP)</sub>	Maximum peak-to-peak output voltage	vs Frequency	15
		vs Supply voltage	16
los	Short-circuit output current	vs Ambient temperature	17 <sup>(2)</sup>
Vo	Output voltage	vs Differential input voltage	18, 19
	Large-signal differential voltage amplification	vs Load resistance	20
$A_{VD}$	Large-signal differential voltage amplification and phase margin	vs Frequency	21, 22
	Large-signal differential voltage amplification	vs Ambient temperature	23 <sup>(2)</sup> , 24 <sup>(2)</sup>
$z_0$	Output impedance	vs Frequency	25, 26
		vs Frequency	27
CMRR	Common-mode rejection ratio	vs Ambient temperature	28
		vs Frequency	29, 30
KSVR	Supply-voltage rejection ratio	vs Ambient temperature	31 <sup>(2)</sup>
		vs Supply voltage	(2), <b>32</b> (2)
I <sub>DD</sub>	Supply current	vs Ambient temperature	(2), <b>33</b> (2)
		vs Load Capacitance	34
SR	Slew rate	vs Ambient temperature	35 <sup>(2)</sup>
	Inverting large-signal pulse response	-	36, 37
	Voltage-follower large-signal pulse response		38, 39
Vo	Inverting small-signal pulse response		40, 41
	Voltage-follower small-signal pulse response		42, 43
V <sub>n</sub>	Equivalent input noise voltage	vs Frequency	44, 45
	Noise voltage over a 10-second period		46
	Integrated noise voltage	vs Frequency	47
THD+N	Total harmonic distortion + noise	vs Frequency	48
	0:1.1:11	vs Supply voltage	49
	Gain-bandwidth product	vs Ambient temperature	50 <sup>(2)</sup>
φm	Phase margin	vs Load capacitance	51
	Gain margin	vs Load capacitance	52

Product Folder Links: TLC2274AM-MIL


 <sup>(1)</sup> For all graphs where V<sub>DD</sub> = 5 V, all loads are referenced to 2.5 V.
 (2) Data at high and low temperatures are applicable only within the rated operating ambient temperature ranges of the various devices.

TEXAS INSTRUMENTS

SLOS986 – JUNE 2017 www.ti.com









TEXAS INSTRUMENTS

SLOS986 – JUNE 2017 www.ti.com





T<sub>A</sub> - Free-Air Temperature - °C

Figure 23. Large-Signal Differential Voltage Amplification vs

**Ambient Temperature** 


T<sub>A</sub> - Free-Air Temperature - °C

Figure 24. Large-Signal Differential Voltage Amplification vs


**Ambient Temperature** 

TEXAS INSTRUMENTS

SLOS986 – JUNE 2017 www.ti.com









TEXAS INSTRUMENTS


SLOS986 – JUNE 2017 www.ti.com





TEXAS INSTRUMENTS

SLOS986 – JUNE 2017 www.ti.com



## 7 Detailed Description

#### 7.1 Overview

The TLC2274AM-MIL device is a rail-to-rail output operational amplifier. The device operates from a 4.4-V to 16-V single supply or ±2.2-V to ±8-V dual supply, is unity-gain stable, and is suitable for a wide range of general-purpose applications.

#### 7.2 Functional Block Diagram




Table 2. Device Component Count<sup>(1)</sup>

COMPONENT	COUNT
Transistors	76
Resistors	52
Diodes	18
Capacitors	6

(1) Includes both amplifiers and all ESD, bias, and trim circuitry.

#### 7.3 Feature Description

The TLC2274AM-MIL device features 2-MHz bandwidth and voltage noise of 9 nV/ $\sqrt{\text{Hz}}$  with performance rated from 4.4 V to 16 V across a temperature range (–55°C to 125°C). LinMOS suits a wide range of audio, automotive, industrial, and instrumentation applications.

#### 7.4 Device Functional Modes

The TLC2274AM-MIL device is powered on when the supply is connected. The device may operate with single or dual supply, depending on the application. The device is in its full-performance mode once the supply is above the recommended value.

Copyright © 2017, Texas Instruments Incorporated

SLOS986 – JUNE 2017 www.ti.com



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

#### 8.1.1 Macromodel Information

Macromodel information provided was derived using MicroSim Parts<sup>TM</sup>, the model generation software used with MicroSim PSpice<sup>TM</sup>. The Boyle macromodel <sup>(1)</sup> and subcircuit in Figure 53 were generated using the TLC2274AM-MIL typical electrical and operating characteristics at  $T_A = 25^{\circ}$ C. Using this information, output simulations of the following key parameters can be generated to a tolerance of 20% (in most cases):

- Maximum positive output voltage swing
- · Maximum negative output voltage swing
- · Slew rate
- Quiescent power dissipation
- · Input bias current
- Open-loop voltage amplification
- Unity-gain frequency
- Common-mode rejection ratio
- Phase margin
- DC output resistance
- AC output resistance
- · Short-circuit output current limit




Figure 53. Boyle Macromodel and Subcircuit

(1) Macromodeling of Integrated Circuit Operational Amplifiers, IEEE Journal of Solid-State Circuits, SC-9, 353 (1974).

#### 8.2 Typical Application

## 8.2.1 High-Side Current Monitor




Figure 54. Equivalent Schematic (Each Amplifier)

#### 8.2.1.1 Design Requirements

For this design example, use the parameters listed in Table 3 as the input parameters.

	· ····································						
	PARAMETER	VALUE					
$V_{BAT}$	Battery voltage	12 V					
R <sub>SENSE</sub>	Sense resistor	0.1 Ω					
I <sub>LOAD</sub>	Load current	0 A to 10 A					
	Operational amplifier	Set in differential configuration with gain = 10					

**Table 3. Design Parameters** 

#### 8.2.1.2 Detailed Design Procedure

This circuit is designed for measuring the high-side current in automotive body control modules with a 12-V battery or similar applications. The operational amplifier is set as differential with an external resistor network.

#### 8.2.1.2.1 Differential Amplifier Equations

Equation 1 and Equation 2 are used to calculate V<sub>OUT</sub>.

$$V_{OUT} = \frac{R_g}{R} \left( \frac{\frac{R}{R_g} - \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2}} \times \frac{V_1 + V_2}{2} + \frac{1 + \frac{1}{2} \left( \frac{R_1}{R_2} + \frac{R}{R_g} \right)}{1 + \frac{R_1}{R_2}} (V_1 - V_2) \right)$$

$$V_{OUT} = \frac{R_g}{R} \left( \frac{\frac{R}{R_g} - \frac{R_1}{R_2}}{1 + \frac{R_1}{R_2}} \times V_{BAT} + \frac{1 + \frac{1}{2} \left( \frac{R_1}{R_2} + \frac{R}{R_g} \right)}{1 + \frac{R_1}{R_2}} \times R_S \times I_{Load} \right)$$
(1)

In an ideal case  $R_1 = R$  and  $R_2 = R_g$ , and  $V_{OUT}$  can then be calculated using Equation 3:

$$V_{OUT} = \frac{R_g}{R} \times R_S \times I_{Load}$$
 (3)

INSTRUMENTS

SLOS986 – JUNE 2017 www.ti.com

However, as the resistors have tolerances, they cannot be perfectly matched.

$$R_1 = R \pm \Delta R_1$$

$$R_2 = R_2 \pm \Delta R_2$$

$$R = R \pm \Delta R$$

$$R_g = R_g \pm \Delta R_g$$

$$Tol = \frac{DR}{R}$$

 $\mathsf{R}$  (4)

By developing the equations and neglecting the second order, the worst case is when the tolerances add up. This is shown by Equation 5.

$$V_{OUT} = \pm (4 \text{ ToI}) \frac{R_g}{R + R_g} \times V_{BAT} + \left(1 \pm 2 \text{ ToI} \left(1 + \frac{2R}{R + R_g}\right)\right) \frac{R_g}{R} \times R_S \times I_{LOAD}$$

where

- Tol = 0.01 for 1%
- Tol = 0.001 for 0.1% (5)

If the resistors are perfectly matched, then ToI = 0 and V<sub>OUT</sub> is calculated using Equation 6.

$$V_{OUT} = \frac{R_g}{R} \times R_S \times I_{LOAD}$$
 (6)

The highest error is from the common mode, as shown in Equation 7.

$$4 (ToI) \frac{R_g}{R + R_g} \times V_{BAT}$$
 (7)

Gain of 10,  $R_q$  / R = 10, and Tol = 1%:

Common mode error =  $((4 \times 0.01) / 1.1) \times 12 \text{ V} = 0.436 \text{ V}$ 

Gain of 10 and Tol = 0.1%:

Common mode error = 43.6 mV

The resistors were chosen from 2% batches.

 $R_1$  and R 12  $k\Omega$ 

 $R_2$  and  $R_\alpha$  120 k $\Omega$ 

Ideal Gain = 120 / 12 = 10

The measured value of the resistors:


 $R_1 = 11.835 \text{ k}\Omega$ 

 $R = 11.85 \text{ k}\Omega$ 

 $R_2 = 117.92 \text{ k}\Omega$ 

 $R_g = 118.07 \text{ k}\Omega$ 

## 8.2.1.3 Application Curves



## 9 Power Supply Recommendations

Supply voltage for a single supply is from 4.4 V to 16 V, and from ±2.2 V to ±8 V for a dual supply. In the high-side sensing application, the supply is connected to a 12-V battery.

SLOS986 – JUNE 2017 www.ti.com




## 10 Layout

## 10.1 Layout Guidelines

The TLC2274AM-MIL device is a wideband amplifier. To realize the full operational performance of the device, good high-frequency printed-circuit-board (PCB) layout practices are required. Low-loss 0.1-μF bypass capacitors must be connected between each supply pin and ground as close to the device as possible. The bypass capacitor traces should be designed for minimum inductance.

### 10.2 Layout Example






Figure 57. Layout Example

24

## 11 Device and Documentation Support

#### 11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.3 Trademarks

E2E is a trademark of Texas Instruments.

MicroSim Parts, PSpice are trademarks of MicroSim.

All other trademarks are the property of their respective owners.

#### 11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: *TLC2274AM-MIL* 



www.ti.com 10-Jun-2022

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
5962-9318202Q2A	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9318202Q2A TLC2274 AMFKB	Samples
5962-9318202QCA	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9318202QC A TLC2274AMJB	Samples
5962-9318202QDA	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9318202QD A TLC2274AMWB	Samples
TLC2274AMFKB	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 9318202Q2A TLC2274 AMFKB	Samples
TLC2274AMJB	ACTIVE	CDIP	J	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9318202QC A TLC2274AMJB	Samples
TLC2274AMWB	ACTIVE	CFP	W	14	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962-9318202QD A TLC2274AMWB	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 10-Jun-2022

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 9-Aug-2022

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-9318202Q2A	FK	LCCC	20	1	506.98	12.06	2030	NA
5962-9318202QDA	W	CFP	14	1	506.98	26.16	6220	NA
TLC2274AMFKB	FK	LCCC	20	1	506.98	12.06	2030	NA
TLC2274AMWB	W	CFP	14	1	506.98	26.16	6220	NA

# W (R-GDFP-F14)

## CERAMIC DUAL FLATPACK



NOTES:


- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



**INSTRUMENTS** www.ti.com

CERAMIC DUAL IN LINE PACKAGE



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4040083-5/G





CERAMIC DUAL IN LINE PACKAGE



#### NOTES:

- 1. All controlling linear dimensions are in inches. Dimensions in brackets are in millimeters. Any dimension in brackets or parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This package is hermitically sealed with a ceramic lid using glass frit.
- His package is remitted by sealed with a ceramic its using glass mit.
   Index point is provided on cap for terminal identification only and on press ceramic glass frit seal only.
   Falls within MIL-STD-1835 and GDIP1-T14.



CERAMIC DUAL IN LINE PACKAGE



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated