

# TSV521, TSV522, TSV524, TSV521A, TSV522A, TSV524A

# High merit factor (1.15 MHz for 45 $\mu$ A) CMOS op amps



### Features

- Gain bandwidth product: 1.15 MHz typ. at 5 V
- Low power consumption: 45 μA typ. at 5 V
- Rail-to-rail input and output
- Low input bias current: 1 pA typ.
- Supply voltage: 2.7 to 5.5 V
- Low offset voltage: 800 μV max.
- Unity gain stable on 100 pF capacitor
- Automotive grade

#### **Benefits**

- Increased lifetime in battery powered
   applications
- Easy interfacing with high impedance sensors

#### Datasheet - production data

#### Related products

- See TSV631, TSV632, TSV634 series for lower minimum supply voltage (1.5 V)
- See LMV821, LMV822, LMV824 series for higher gain bandwidth products (5.5 MHz)

### **Applications**

- Battery powered applications
- Portable devices
- Automotive signal conditioning
- Active filtering
- Medical instrumentation

### Description

The TSV52x and TSV52xA series of operational amplifiers offer low voltage operation and rail-torail input and output. The TSV521 device is the single version, the TSV522 device the dual version, and the TSV524 device the quad version, with pinouts compatible with industry standards.

The TSV52x and TSV52xA series offer an outstanding speed/power consumption ratio, 1.15 MHz gain bandwidth product while consuming only 45  $\mu$ A at 5 V. The devices are housed in the smallest industrial packages.

These features make the TSV52x, TSV52xA family ideal for sensor interfaces, battery supplied and portable applications. The wide temperature range and high ESD tolerance facilitate their use in harsh automotive applications.

#### Table 1. Device summary

	Standard V <sub>io</sub>	Enhanced V <sub>io</sub>		
Single	ingle TSV521 TSV52			
Dual	TSV522	TSV522A		
Quad	TSV524	TSV524A		

April 2017

DocID022743 Rev 3

This is information on a product in full production.

1/27

# Contents

1	Packa	age pin connections	. 3
2	Abso	lute maximum ratings and operating conditions	. 4
3	Electr	rical characteristics	. 5
4	Appli	cation information	13
	4.1	Operating voltages	13
	4.2	Common-mode voltage range	13
	4.3	Rail-to-rail input	14
	4.4	Rail-to-rail output	14
	4.5	Driving resistive and capacitive loads	14
	4.6	Input offset voltage drift over temperature	15
	4.7	Long term input offset voltage drift	16
	4.8	PCB layouts	17
	4.9	Macromodel	17
5	Packa	age information	18
	5.1	SC705 package information	19
	5.2	DFN8 2x2 package information	20
	5.3	MiniSO8 package information	22
	5.4	QFN16 3x3 package information	23
	5.5	TSSOP14 package information	25
6	Order	ring information	26
7	Revis	ion history	26



# **1** Package pin connections



Figure 1. Pin connections for each package (top view)

1. The exposed pads of the DFN8 (2x2) and QFN16 (3x3) can be connected to VCC- or left floating.



# 2 Absolute maximum ratings and operating conditions

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage <sup>(1)</sup>	6	
V <sub>id</sub>	Differential input voltage <sup>(2)</sup>	±V <sub>CC</sub>	V
V <sub>in</sub>	Input voltage <sup>(3)</sup>	$V_{CC-}$ - 0.2 to $V_{CC+}$ + 0.2	
l <sub>in</sub>	Input current <sup>(4)</sup>	10	mA
T <sub>stg</sub>	Storage temperature	-65 to +150	°C
R <sub>thja</sub>	Thermal resistance junction-to-ambient <sup>(5)(6)</sup> SC70-5 DFN8 2x2 QFN16 3x3 MiniSO8 TSSOP14	205 57 45 190 100	°C/W
Тj	Maximum junction temperature	150	°C
	HBM: human body model <sup>(7)</sup>	4	kV
	MM: machine model <sup>(8)</sup>	300	V
ESD	CDM: charged device model <sup>(9)</sup> (all packages except SC70-5 and DFN8)	1.5	kV
	CDM: charged device model (SC70-5 and DFN8) <sup>(9)</sup>	1.3	
	Latch-up immunity	200	mA

#### Table 2. Absolute maximum ratings (AMR)

1. All voltage values, except differential voltages are with respect to network ground terminal.

- 2. Differential voltages are the non inverting input terminal with respect to the inverting input terminal.
- 3. V<sub>CC</sub> V<sub>in</sub> must not exceed 6 V, V<sub>in</sub> must not exceed 6 V.
- 4. Input current must be limited by a resistor in series with the inputs.
- 5. Short-circuits can cause excessive heating and destructive dissipation.
- 6. R<sub>th</sub> are typical values.
- 7. Human body model: 100 pF discharged through a 1.5 k $\Omega$  resistor between two pins of the device, done for all couples of pin combinations with other pins floating.
- 8. Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of the device with no external series resistor (internal resistor < 5  $\Omega$ ), done for all couples of pin combinations with other pins floating.
- 9. Charged device model: all pins plus package are charged together to the specified voltage and then discharged directly to ground.

Table	3.	Operating	conditions
-------	----	-----------	------------

Symbol	Parameter	Value	Unit
V <sub>CC</sub>	Supply voltage	2.7 to 5.5	V
V <sub>icm</sub>	Common-mode input voltage range	$V_{CC-} - 0.1$ to $V_{CC+} + 0.1$	v
T <sub>oper</sub>	Operating free air temperature range	-40 to +125	°C



# **3** Electrical characteristics

Table 4. Electrical characteristics at V<sub>CC+</sub> = +2.7 V with V<sub>CC-</sub> = 0 V, V<sub>icm</sub> = V<sub>CC</sub>/2, T = 25 °C, and R<sub>L</sub> = 10 k $\Omega$  connected to V<sub>CC</sub>/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	rmance					
		TSV52xA, T = 25 °C			800	
	0.4	TSV52xA, -40 °C < T < 125 °C			2600	μV
V <sub>io</sub>	Offset voltage	TSV52x, T = 25 °C			1.5	
		TSV52x, -40 °C < T < 125 °C			3.3	mV
$\Delta V_{io} / \Delta T$	Input offset voltage drift	-40 °C < T < 125 °C <sup>(1)</sup>		3	18	µV/°C
	Input offset current	T = 25 °C		1	10 <sup>(3)</sup>	
I <sub>io</sub>	$(V_{out} = V_{CC}/2)$	-40° C < T < 125 °C		1	100 <sup>(3)</sup>	- 0
1	Input bias current	T = 25 °C		1	10 <sup>(3)</sup>	рА
I <sub>ib</sub>	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	100 <sup>(3)</sup>	
	Common-mode rejection	T = 25 °C	50	72		
CMR	ratio 20 log ( $\Delta V_{ic}/\Delta V_{io}$ ) $V_{ic} = -0.1$ V to $V_{CC}+0.1$ V, $V_{out} = V_{CC}/2$ , $R_L = 1$ M $\Omega$	-40 °C < T < 125 °C	46			dB
	Large signal voltage gain $V_{out} = 0.5 \text{ V}$ to ( $V_{CC}$ - 0.5V), $R_L = 1 \text{ M}\Omega$	T = 25 °C	90	105		
A <sub>vd</sub>		-40 °C < T < 125 °C	60			
V <sub>OH</sub>	High level output voltage	T = 25 °C -40 °C < T < 125 °C		3	35 50	
V <sub>OL</sub>	Low level output voltage	T = 25 °C -40 °C < T < 125 °C		6	35 50	mV
		V <sub>out</sub> = V <sub>CC</sub> , T = 25 °C	12	22		
	Isink	$V_{out} = V_{CC}$ , -40 °C < T < 125 °C	8			mA
I <sub>out</sub>		V <sub>out</sub> = 0 V, T = 25 °C	12	18		
	Isource	V <sub>out</sub> = 0 V, -40 °C < T < 125 °C	8			
1	Supply current (per channel)	T = 25 °C		30	51	
I <sub>CC</sub>	$V_{out} = V_{CC}/2, R_L > 1 M\Omega$	-40 °C < T < 125 °C		30	51	μA
AC perfo	rmance					
GBP	Gain bandwidth product		0.62	1		MHz
Fu	Unity gain frequency			900		kHz
$\Phi_{m}$	Phase margin	R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 100 pF		55		degrees
G <sub>m</sub>	Gain margin			7		dB
SR	Slew rate	$\label{eq:RL} \begin{array}{l} R_{L} = 10 \; k\Omega, \; C_{L} = 100 \; pF, \\ V_{out} = 0.5 \; V \; to \; V_{CC} - 0.5 \; V \end{array}$		0.74		V/µs



√Hz

%

43

0.003

voltage

noise

THD+N

Total harmonic distortion +

Table 4	Table 4. Electrical characteristics at V <sub>CC+</sub> = +2.7 V with V <sub>CC-</sub> = 0 V, V <sub>icm</sub> = V <sub>CC</sub> /2, T = 25 °C, and $R_L$ = 10 k $\Omega$ connected to V <sub>CC</sub> /2 (unless otherwise specified) (continued)							
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit		
e <sub>n</sub>	Equivalent input noise	f = 1 kHz f = 10 kHz		61 43		<u>nV</u>		

Follower configuration,  $f_{in} = 1 \text{ kHz}$ ,

 $R_{L} = 100 \text{ k}\Omega, \text{ V}_{icm} = \text{V}_{CC}/2,$ BW = 22 kHz, V<sub>out</sub> = 1 V<sub>pp</sub>

f = 10 kHz

Table 5. Electrical characteristics at $V_{CC+}$ = +3.3 V with $V_{CC-}$ = 0 V, $V_{icm}$ = $V_{CC}/2$ , T = 25 °C, and
$R_L = 10 k\Omega$ connected to $V_{CC}/2$ (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfo	rmance		1			L
		TSV52xA, T = 25 °C			600	
M	044	TSV52xA, -40 °C < T < 125 °C			2400	μV
V <sub>io</sub>	Offset voltage	TSV52x, T = 25 °C			1.3	
		TSV52x, -40 °C < T < 125 °C			3.1	mV
$\Delta V_{io}/\Delta T$	Input offset voltage drift	-40 °C < T < 125 °C <sup>(1)</sup>		3	18	µV/°C
$\Delta V_{io}$	Long term input offset voltage drift	T = 25 °C <sup>(2)</sup>		0.3		$\frac{\mu\nu}{\sqrt{month}}$
I	Input offset current	T = 25 °C		1	10 <sup>(3)</sup>	
I <sub>io</sub>	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	100 <sup>(3)</sup>	<b>n</b> 4
	Input bias current	T = 25 °C		1	10 <sup>(3)</sup>	рА -
I <sub>ib</sub>	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	100 <sup>(3)</sup>	
	Common-mode rejection	T = 25 °C	51	73		dB
CMR	ratio 20 log $(\Delta V_{ic}/\Delta V_{io})$ $V_{ic} = -0.1$ V to $V_{CC}$ +0.1 V, $V_{out} = V_{CC}/2$ , $R_L = 1$ M $\Omega$	-40 °C < T < 125 °C	47			
	Large signal voltage gain	T = 25 °C	91	106		
A <sub>vd</sub>	$V_{out} = 0.5 \text{ V to } (V_{CC} - 0.5 \text{ V}),$ R <sub>L</sub> = 1 MΩ	-40 °C < T < 125 °C	63			
V <sub>OH</sub>	High level output voltage	T = 25 °C -40 °C < T < 125 °C		3	35 50	m)/
V <sub>OL</sub>	Low level output voltage	T = 25 °C -40 °C < T < 125 °C		7	35 50	mV
		$V_{out} = V_{CC}, T = 25 \ ^{\circ}C$	20	31		
I <sub>out</sub>	Isink	$V_{out} = V_{CC}$ , -40 °C < T < 125 °C	17			
		V <sub>out</sub> = 0 V, T = 25 °C	19	27		mA
	Isource	V <sub>out</sub> = 0 V, -40 °C < T < 125 °C	17			1
1	Supply current (per channel)	T = 25 °C		32	55	
Icc	$V_{out} = V_{CC}/2, R_L > 1 M\Omega$	-40 °C < T < 125 °C		32	55	μA



Table 5. Electrical characteristics at $V_{CC+}$ = +3.3 V with $V_{CC-}$ = 0 V, $V_{icm}$ = $V_{CC}/2$ , T = 25 °C, and	
$R_{L}$ = 10 k $\Omega$ connected to $V_{CC}/2$ (unless otherwise specified) (continued)	

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
AC perfo	rmance					
GBP	Gain bandwidth product	R <sub>L</sub> = 10 kΩ, C <sub>L</sub> = 100 pF	0.64	1		MHz
F <sub>u</sub>	Unity gain frequency			900		kHz
$\Phi_{m}$	Phase margin			55		degrees
G <sub>m</sub>	Gain margin			7		dB
SR	Slew rate			0.75		V/μs
e <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz f = 10 kHz		60 42		<u>nV</u> √Hz
THD+N	Total harmonic distortion + noise	Follower configuration, $f_{in} = 1 \text{ kHz}$ , R <sub>L</sub> = 100 kΩ, V <sub>icm</sub> = V <sub>CC</sub> /2, BW = 22 kHz, V <sub>out</sub> = 1 V <sub>pp</sub>		0.003		%

# Table 6. Electrical characteristics at V<sub>CC+</sub> = +5 V with V<sub>CC-</sub> = 0 V, V<sub>icm</sub> = V<sub>CC</sub>/2, T = 25 °C, and R<sub>L</sub> = 10 k $\Omega$ connected to V<sub>CC</sub>/2 (unless otherwise specified)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
DC perfor	mance					
-		TSV52xA, T = 25 °C			600	
M	Offenst veltere	TSV52xA, -40 °C < T < 125 °C			2400	μV
V <sub>io</sub>	Offset voltage	TSV52x, T = 25 °C			1	m)/
		TSV52x, -40 °C < T < 125 °C			2.8	mV
$\Delta V_{io} / \Delta T$	Input offset voltage drift	-40 °C < T < 125 °C <sup>(1)</sup>		3	18	µV/°C
$\Delta V_{io}$	Long term input offset voltage drift	$T = 25 \ ^{\circ}C^{(2)}$		0.7		$\frac{\mu V}{\sqrt{month}}$
	Input offset current	T = 25 °C		1	10 <sup>(3)</sup>	
l <sub>io</sub>	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	100 <sup>(3)</sup>	54
	Input bias current	T = 25 °C		1	10 <sup>(3)</sup>	рА
l <sub>ib</sub>	$(V_{out} = V_{CC}/2)$	-40 °C < T < 125 °C		1	100 <sup>(3)</sup>	
	Common-mode rejection	T = 25 °C	54	76		
CMR1	$ \begin{array}{l} \mbox{ratio 20 log} (\Delta V_{ic} / \Delta V_{io}) \\ V_{ic} = -0.1 \mbox{ V to } V_{CC} + 0.1 \mbox{ V}, \\ V_{out} = V_{CC} / 2, \mbox{ R}_L = 1 \mbox{ M} \Omega \end{array} $	-40 °C < T < 125 °C	50			dB
	Common-mode rejection	T = 25 °C	63	84		UD
CMR2	ratio 20 log ( $\Delta V_{ic}/\Delta V_{io}$ ) $V_{ic} = 1 V$ to $V_{CC} - 1 V$ , $V_{out} = V_{CC}/2$ , $R_L = 1 M\Omega$	-40 °C < T < 125 °C	58			



Table 6. Electrical characteristics at V<sub>CC+</sub> = +5 V with V<sub>CC-</sub> = 0 V, V<sub>icm</sub> = V<sub>CC</sub>/2, T = 25 °C, and R<sub>L</sub> = 10 k $\Omega$  connected to V<sub>CC</sub>/2 (unless otherwise specified) (continued)

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit	
	Supply voltage rejection	T = 25 °C	65	87			
SVR	ratio 20 log ( $\Delta V_{CC}/\Delta V_{io}$ ) $V_{CC} = 2.7$ V to 5.5 V, $V_{out} = V_{CC}/2$	-40 °C < T < 125 °C	60			dB	
•	Large signal voltage gain	T = 25 °C	94	109			
A <sub>vd</sub>	$\begin{array}{l} A_{vd} \\ R_{L} = 0.5 \ V \ \text{to} \ (V_{CC} - 0.5 \ V), \\ R_{L} = 1 \ M\Omega \end{array}$	-40 °C < T < 125 °C	68				
V <sub>OH</sub>	High level output voltage	T = 25 °C -40 °C < T < 125 °C		5	35 50		
V <sub>OL</sub>	Low level output voltage	T = 25 °C -40 °C < T < 125 °C		9			
		$V_{out} = V_{CC}, T = 25 \text{ °C}$	36	55			
	lsink	$V_{out} = V_{CC}$ , -40 °C < T < 125 °C	27			mA	
l <sub>out</sub>	lout Isource	V <sub>out</sub> = 0 V, T = 25 °C	36	55		ШA	
		V <sub>out</sub> = 0 V, -40 °C < T < 125 °C	27				
la a	Supply current (per channel)	T = 25 °C		45	60	μA	
I <sub>CC</sub>	$V_{out} = V_{CC}/2, R_L > 1 M\Omega$	-40 °C < T < 125 °C		45	60	μΛ	
AC perfor	mance						
GBP	Gain bandwidth product	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}$	0.73	1.15		MHz	
Fu	Unity gain frequency	$R_L = 10$ kΩ, $C_L = 100$ pF		900		kHz	
$\Phi_{\sf m}$	Phase margin	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}$		55		degrees	
G <sub>m</sub>	Gain margin	$R_{L} = 10 \text{ k}\Omega, C_{L} = 100 \text{ pF}$		7		dB	
SR	Slew rate	$\begin{aligned} R_{L} &= 10 \text{ k}\Omega, \ C_{L} &= 100 \text{ pF}, \\ V_{out} &= 0.5 \text{ V to } V_{CC} \text{ - } 0.5 V \end{aligned}$		0.89		V/µs	
∫e <sub>n</sub>	Low-frequency peak-to- peak input noise	Bandwidth: f = 0.1 to 10 Hz		14		μV <sub>pp</sub>	
e <sub>n</sub>	Equivalent input noise voltage	f = 1 kHz f = 10 kHz		57 39		$\frac{nV}{\sqrt{Hz}}$	
THD+N	Total harmonic distortion + noise	Follower configuration, $f_{in} = 1 \text{ kHz}$ , $R_L = 100 \text{ k}\Omega$ , $V_{icm} = V_{CC}/2$ , $BW = 22 \text{ kHz}$ , $V_{out} = 1 \text{ V}_{pp}$		0.002		%	

1. See Section 4.6: Input offset voltage drift over temperature.

2. Typical value is based on the V<sub>io</sub> drift observed after 1000 h at 125 °C extrapolated to 25 °C using the Arrhenius law and assuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.

3. Guaranteed by design.





Figure 4. Input offset voltage temperature coefficient distribution



Figure 6. Input offset voltage vs. temperature at  $V_{CC} = 5 V$ 

Limit for TSV52X

= 5 V, V<sub>icm</sub>

Temperature (°C)

Vcc

Limit for TSV52xA

= 2.5 V

 $V_{CC} = 5 V, V_{icm} = 2.5 V$ 20  $V_{io}$  distribution at T = 25 °C for  $V_{CC}$  = 5 V,  $V_{icm}$  = 2.5 V 15

Figure 3. Input offset voltage distribution at



Figure 5. Input offset voltage vs. input Common-mode voltage at  $V_{CC} = 5 V$ 



Figure 7. Output current vs. output voltage at  $V_{CC} = 2.7 V$ 





3000

2500

2000

1500

1000 500 0

-500

-1000

-1500 -2000

-2500

-3000

-40 -20 0 20 40 60 80 100 120

nput offset voltage (μV)

AM00464

350

300

250

200

150

100 0

50 Phase (

0

-50 -100

-150

-200

-250

-300

-350

AM00467

10000

Figure 9. Bode diagram at  $V_{CC}$  = 2.7 V,

 $R_L = 10 k\Omega$ 

T = -40 °C

FT H

-----

1000

T = 25 °C

Gain

Figure 8. Output current vs. output voltage at  $V_{CC} = 5.5 V$ 75 T = 25 °C T = -40 °C 50 Output current (mA) T = 125 °C 25 0 -25 T = 125 °C -50  $V_{CC} = \overline{5.5 V}$ T = -40 °C -75 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 0.5 1.0 0.0 1.5 Output voltage (V) AM00466

Figure 10. Bode diagram at  $V_{CC}$  = 2.7 V,



40

20

0

-20

-40

Gain (dB)

T = 125 °C

.= .-\_\_\_\_\_\_\_ 10

Phase

V<sub>CC</sub> = 2.7 V, V<sub>icm</sub> = 1.35 V, G = -100

 $R_L = 10 \text{ k}\Omega, C_L = 100 \text{ pF}, V_{rl} = V_{CC}/2$ 

100

Frequency (kHz)

Figure 11. Bode diagram at  $V_{CC} = 5.5 V$ ,











#### Figure 14. Positive slew rate vs. supply voltage Figure 15. Negative slew rate vs. supply voltage











Figure 20. Output impedance versus frequency in closed-loop configuration









# 4 Application information

### 4.1 Operating voltages

The amplifiers of the TSV52x, TSV52xA series can operate from 2.7 V to 5.5 V. Their parameters are fully specified for 2.7 V, 3.3 V and 5 V power supplies. However, the parameters are very stable in the full  $V_{CC}$  range and several characterization curves show the TSV52x, TSV52xA device characteristics at 2.7 V. Additionally, the main specifications are guaranteed in extended temperature ranges from -40 to +125 °C.

### 4.2 Common-mode voltage range

The TSV52x, TSV52xA devices are built with two complementary PMOS and NMOS input differential pairs. The devices have a rail-to-rail input and the input Common-mode range is extended from  $V_{CC-}$  - 0.1 V to  $V_{CC+}$  + 0.1 V.

The N channel pair is active for input voltage close to the positive rail typically (V<sub>CC+</sub> - 0.7 V) to 100 mv above the positive rail.

The P channel pair is active for input voltage close to the negative rail typically 100 mV below the negative rail to  $V_{CC-}$  + 0.7 V.

And between V<sub>CC-</sub> + 0.7 V and V<sub>CC+</sub> - 0.7 V the both N and P pairs are active.

When the both pairs work together it allows to increase the speed of the TSV52x, TSV52xA devices. This architecture improves the merit factor of the whole device. In the transition region, the performance of CMR, SVR,  $V_{io}$  (*Figure 25* and *Figure 26*) and THD is slightly degraded.









### 4.3 Rail-to-rail input

The TSV52x, TSV52xA series are guaranteed without phase reversal as shown in *Figure 28*.

It is extremely important that the current flowing in the input pin does not exceed 10 mA. In order to limit this current, a serial resistor can be added on the  $V_{in}$  path.



### 4.4 Rail-to-rail output

The operational amplifier output levels can go close to the rails: 35 mV maximum above and below the rail when connected to a 10 k $\Omega$  resistive load to V<sub>CC</sub>/2.

### 4.5 Driving resistive and capacitive loads

To drive high capacitive loads, adding an in series resistor at the output can improve the stability of the device (see *Figure 29* for the recommended in series value). Once the in series resistor has been selected, the stability of the circuit should be tested on the bench and simulated with simulation models. The R<sub>load</sub> is placed in parallel with the capacitive load. The R<sub>load</sub> and the in series resistor create a voltage divider which introduces an error proportional to the ratio R<sub>s</sub>/R<sub>load</sub>. By keeping R<sub>s</sub> as low as possible, this error is generally negligible.





Figure 29. In series resistor versus capacitive load

#### Input offset voltage drift over temperature 4.6

The maximum input voltage drift over the temperature variation is defined as the offset variation related to offset value measured at 25 °C. The operational amplifier is one of the main circuits of the signal conditioning chain, and the amplifier input offset is a major contributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated during production at application level. The maximum input voltage drift over temperature enables the system designer to anticipate the effect of temperature variations.

The maximum input voltage drift over temperature is computed using *Equation 1*.

#### **Equation 1**

$$\frac{\Delta V_{io}}{\Delta T} = max \left| \frac{V_{io}(T) - V_{io}(25^{\circ}C)}{T - 25^{\circ}C} \right|$$

with T = -40 °C and 125 °C.

The datasheet maximum value is guaranteed by a measurement on a representative sample size ensuring a  $C_{pk}$  (process capability index) greater than 1.33.



### 4.7 Long term input offset voltage drift

To evaluate product reliability, two types of stress acceleration are used:

- Voltage acceleration, by changing the applied voltage
- Temperature acceleration, by changing the die temperature (below the maximum junction temperature allowed by the technology) with the ambient temperature.

The voltage acceleration has been defined based on JEDEC results, and is defined using *Equation 2*.

#### Equation 2

$$A_{FV} = e^{\beta \cdot (V_S - V_U)}$$

Where:

A<sub>FV</sub> is the voltage acceleration factor

 $\beta$  is the voltage acceleration constant in 1/V, constant technology parameter ( $\beta$  = 1)

 $V_S$  is the stress voltage used for the accelerated test

V<sub>U</sub> is the voltage used for the application

The temperature acceleration is driven by the Arrhenius model, and is defined in *Equation 3*.

#### **Equation 3**

$$A_{FT} = e^{\frac{E_a}{k} \cdot \left(\frac{1}{T_U} - \frac{1}{T_S}\right)}$$

Where:

A<sub>FT</sub> is the temperature acceleration factor

 $\mathsf{E}_{\mathsf{a}}$  is the activation energy of the technology based on the failure rate

k is the Boltzmann constant  $(8.6173 \times 10^{-5} \text{ eV.K}^{-1})$ 

 $T_U$  is the temperature of the die when  $V_U$  is used (K)

 $T_S$  is the temperature of the die under temperature stress (K)

The final acceleration factor,  $A_{F_{2}}$  is the multiplication of the voltage acceleration factor and the temperature acceleration factor (*Equation 4*).

#### Equation 4

 $A_F = A_{FT} \times A_{FV}$ 

 $A_F$  is calculated using the temperature and voltage defined in the mission profile of the product. The  $A_F$  value can then be used in *Equation 5* to calculate the number of months of use equivalent to 1000 hours of reliable stress duration.



#### **Equation 5**

Months =  $A_F \times 1000 \text{ h} \times 12 \text{ months} / (24 \text{ h} \times 365.25 \text{ days})$ 

To evaluate the op-amp reliability, a follower stress condition is used where  $V_{CC}$  is defined as a function of the maximum operating voltage and the absolute maximum rating (as recommended by JEDEC rules).

The V<sub>io</sub> drift (in  $\mu$ V) of the product after 1000 h of stress is tracked with parameters at different measurement conditions (see *Equation 6*).

#### **Equation 6**

 $V_{CC} = maxV_{op}$  with  $V_{icm} = V_{CC}/2$ 

The long term drift parameter ( $\Delta V_{io}$ ), estimating the reliability performance of the product, is obtained using the ratio of the  $V_{io}$  (input offset voltage value) drift over the square root of the calculated number of months (*Equation 7*).

#### **Equation 7**

$$\Delta V_{io} = \frac{V_{io} drift}{\sqrt{(months)}}$$

where  $V_{\text{io}}$  drift is the measured drift value in the specified test conditions after 1000 h stress duration.

### 4.8 PCB layouts

For correct operation, it is advised to add 10 nF decoupling capacitors as close as possible to the power supply pins.

### 4.9 Macromodel

Accurate macromodels of the TSV52x, TSV52xA devices are available on STMicroelectronics<sup>™</sup> website at www.st.com. These models are a trade-off between accuracy and complexity (that is, time simulation) of the TSV52x, TSV52xA operational amplifiers. They emulate the nominal performance of a typical device within the specified operating conditions mentioned in the datasheet. They also help to validate a design approach and to select the appropriate operational amplifier, *but they do not replace onboard measurements*.



#### **Package information** 5

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.





# 5.1 SC705 package information



#### Figure 30. SC70-5 package outline

#### Table 7. SC70-5 package mechanical data

	Dimensions					
Ref		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	0.80		1.10	0.032		0.043
A1	0		0.10			0.004
A2	0.80	0.90	1.00	0.032	0.035	0.039
b	0.15		0.30	0.006		0.012
с	0.10		0.22	0.004		0.009
D	1.80	2.00	2.20	0.071	0.079	0.087
E	1.80	2.10	2.40	0.071	0.083	0.094
E1	1.15	1.25	1.35	0.045	0.049	0.053
е		0.65			0.025	
e1		1.30			0.051	
L	0.26	0.36	0.46	0.010	0.014	0.018
<	0°		8°			



## 5.2 DFN8 2x2 package information



Figure 31. DFN8 2x2x0.6, 8 pitch, 0.5 mm package outline

#### Table 8. DFN8 2x2x0.6, 8 pitch, 0.5 mm package mechanical data

		Dimensions					
Ref.		Millimeters			Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	0.51	0.55	0.60	0.020	0.022	0.024	
A1			0.05			0.002	
A3		0.15			0.006		
b	0.18	0.25	0.30	0.007	0.010	0.012	
D	1.85	2.00	2.15	0.073	0.079	0.085	
D2	1.45	1.60	1.70	0.057	0.063	0.067	
Е	1.85	2.00	2.15	0.073	0.079	0.085	
E2	0.75	0.90	1.00	0.030	0.035	0.039	
е		0.50			0.020		
L			0.425			0.017	
ddd			0.08			0.003	





### Figure 32. DFN8 2x2x0.6, 8 pitch, 0.5 mm footprint recommendation



# 5.3 MiniSO8 package information



### Figure 33. MiniSO8 package outline

#### Table 9. MiniSO8 package mechanical data

			Dime	nsions		
Symbol		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.10			0.043
A1	0		0.15	0		0.006
A2	0.75	0.85	0.95	0.030	0.033	0.037
b	0.22		0.40	0.009		0.016
с	0.08		0.23	0.003		0.009
D	2.80	3.00	3.20	0.11	0.118	0.126
E	4.65	4.90	5.15	0.183	0.193	0.203
E1	2.80	3.00	3.10	0.11	0.118	0.122
е		0.65			0.026	
L	0.40	0.60	0.80	0.016	0.024	0.031
L1		0.95			0.037	
L2		0.25			0.010	
k	0°		8°	0°		8°
ccc			0.10			0.004



### 5.4 QFN16 3x3 package information



#### Figure 34. QFN16 3x3x0.9 mm, pad 1.7 package outline



Table 10. Wi 110 3x3x0.3 mm, pau 1.7 package mechanical data							
	Dimensions						
Symbol		Millimeters			Inches		
	Nom.	Min.	Max.	Nom.	Min.	Max.	
Α	0.90	0.80	1.00	0.035	0.032	0.039	
A1		0.00	0.05		0.000	0.002	
A3	0.20			0.008			
b		0.18	0.30		0.007	0.012	
D	3.00	2.90	3.10	0.118	0.114	0.122	
D2		1.50	1.80		0.061	0.071	
Е	3.00	2.90	3.10	0.118	0.114	0.122	
E2		1.50	1.80		0.061	0.071	
е	0.50			0.020			
L		0.30	0.50		0.012	0.020	

Table 10. QFN16 3x3x0.9 mm, pad 1.7 package mechanical data

#### Figure 35. QFN16 3x3x0.9 mm, pad 1.7 footprint recommendation





### 5.5 TSSOP14 package information



#### Figure 36. TSSOP14 body 4.40 mm, lead pitch 0.65 mm package outline

#### Table 11. TSSOP14 body 4.40 mm, lead pitch 0.65 mm package mechanical data

			Dime	ensions		
Symbol		Millimeters		Inches		
	Min.	Тур.	Max.	Min.	Тур.	Max.
Α			1.20			0.047
A1	0.05		0.15	0.002	0.004	0.006
A2	0.80	1.00	1.05	0.031	0.039	0.041
b	0.19		0.30	0.007		0.012
с	0.09		0.20	0.004		0.0089
D	4.90	5.00	5.10	0.193	0.197	0.201
E	6.20	6.40	6.60	0.244	0.252	0.260
E1	4.30	4.40	4.50	0.169	0.173	0.176
е		0.65			0.0256 BSC	
L	0.45	0.60	0.75			
L1		1.00				
k	0°		8°	0°		8°
aaa			0.10	0.018	0.024	0.030



# 6 Ordering information

Order code	Temperature range	Package	Packing	Marking
TSV521ICT		SC70-5		K1G
TSV522IQ2T		DFN8 2 x 2		K1G
TSV522IST	-40 to 125 °C	MiniSO8		K1G
TSV524IQ4T		QFN16 3 x 3		K1G
TSV524IPT	1	TSSOP14		TSV524
TSV522IYST	-40 to 125 °C	MiniSO8		K1H
TSV524IYPT	Automotive grade <sup>(1)</sup>	TSSOP14	Tana and so al	TSV524Y
TSV521AICT		SC70-5	<ul> <li>Tape and reel</li> </ul>	K1K
TSV522AIQ2T		DFN8 2 x 2		K1K
TSV522AIST	-40 to 125 °C	MiniSO8		K1K
TSV524AIQ4T	1	QFN16 3 x 3		K1K
TSV524AIPT		TSSOP14		TSV524A
TSV522AIYST	-40 to 125 °C	MiniSO8		K1L
TSV524AIYPT	Automotive grade <sup>(1)</sup>	TSSOP14		TSV524AY

Table 12. Order codes

1. Qualification and characterization according to AEC Q100 and Q003 or equivalent, advanced screening according to AEC Q001 and Q 002 or equivalent.

# 7 Revision history

Table 13. Docu	ment revision	history
----------------	---------------	---------

Date	Revision	Changes
19-Jun-2012	1	Initial release.
31-Jan-2014	2	Updated information of " <i>Related products</i> " " <i>Figure 1: Pin connections for each package (top view)</i> ": added footnote <i>1.</i> " <i>Section 4: Application information</i> ": updated text to make it more readable <i>"Table 12</i> ": updated automotive footnotes.
12-Apr-2017	3	Updated Table 8: "L" dimension changed from 0.5 mm to 0.425 mm.



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics – All rights reserved

