PRODUCT CHANGE NOTIFICATION



March 02, 2017

PCN#030217

Subject: Notification of Change for the LTM4675 and LTM4677 µModule Regulators

Dear Sir/Madam:

Please be advised that Linear Technology Corporation has made enhancements to the electrical specifications of the LTM4675 and LTM4677 μ Module regulators. The improvements to the electrical specifications are listed below:

- 1) Reduced power up times
- 2) Improved on-chip EEPROM robustness
- 3) Reduced ADC update period
- 4) Reduced TON_MIN
- 5) Updated I²C PMBus voltage thresholds compatible with bus power supplies as low as 1.8 volts

Table 1- Summary of Improvements to the LTM4675 and LTM4677 µModule Regulators

Parameters	New Version	Old Version
Turn-On Start-Up Time (t _{start})	35ms	60ms
Minimum On-Time (T _{ON(MIN)})	45ns	90ns
NVM Protected by ECC	Yes	No
ADC Telemetry Update Period	90ms	100ms
(t _{convert-*})	90113	100113
V_{IL} Logic Thresholds of the		
Following Pins: SCL, SDA,	0.8V	1.4V
RUN ₀ , RUN ₁ , GPIO ₀ , GPIO ₁		
V_{IH} Logic Thresholds of the		
Following Pins: SCL, SDA,	1.35V	2.0V
RUN ₀ , RUN ₁ , GPIO ₀ , GPIO ₁		

- T_{INIT}, the time required from application of VIN until the part is ready to start sequencing output rails, is reduced from a typical value of 60ms to 35ms. This change is transparent in all applications that require sequencing of multiple power rails using multiple LTC Power System Management (PSM) parts connected in the recommended manner.
- Error Correcting Code (ECC) is added to the internal non-volatile memory to enhance its reliability. This change is transparent to the user and requires no modifications to programming files or system firmware. As a consequence of adding ECC, the area in the EEPROM available for fault log is reduced to 4 events. The read length of 147 bytes remains the same but the fifth and sixth events are a repeat of the fourth event if the part is reset. However, when reading the fault log from RAM, all 6 events of cyclical data are available.
- The ADC update period, T_{CONVERT}, is reduced from 100ms to 90ms, providing more timely telemetry of all monitored parameters.
- TON_MIN is reduced from nominally 90ns to 45ns to support large step down ratios at relatively high switching frequencies.
- I²C thresholds are reduced to support PMBus communication with other ICs using I/O interface supplies as low as 1.8 volts. The V_{IL} and V_{IH} specifications for the SDA, SCL, RUN0, RUN1, GPIO0 and GPIO1 pins are reduced from 1.4V and 2.0V, respectively, to 0.8V and 1.35V. The LTM4675 and LTM4677 are fully compliant with PMBus 1.2. For more details, please refer to PMBus 1.2 revisions on the PMBus website http://pmbus.org/Specifications/OlderSpecifications and the SMBus Specification Version 2.0 at http://smbus.org/specs/smbus20.pdf.

Changes to the product datasheet electrical characteristics tables are appended to this notice.

The only change to the PWM characteristics is the reduction in TON_MIN. These die-level changes to the modules' control IC were qualified by performing module-level characterization over the full operating junction temperature range and through rigorous engineering evaluation across a broad range of application conditions. The revised control IC has successfully completed 1000 hours burn-in.

The new devices can be identified with the PMBus MFR_SPECIAL_ID command code reporting a value of 0x47XY where 'Y' is a hex value of 0x8-0xF and 'X' is a hex value 0xA for LTM4675 and 0xB for LTM4677. The affected part numbers are listed below.

List of affected part numbers:

LTM4675EY#PBF LTM4675IY#PBF LTM4675IY LTM4677EY#PBF LTM4677IY#PBF LTM4677IY Linear Technology will accept requests for revised samples within 30 days of the date of this notification. If we don't hear back from your company within this 30 day period, we will assume acceptance of this Change Notice by May 02, 2017. After this time, Linear Technology may not be able to accommodate customer requests to receive older product. Samples of the revised module are available now and production product built using the new control IC will be shipped no sooner than May 02, 2017.

Should you have any further questions, please feel free to contact your local Linear Technology sales person or you may contact me at 408-432-1900 ext. 2077, or by E-mail <u>JASON.HU@LINEAR.COM</u>.

Sincerely,

Jason Hu Quality Assurance Engineer

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIN	Input DC Voltage	Test Circuit 1 Test Circuit 2; VIN_OFF < VIN_ON = 4.25V	•	5.75 4.5		17 5.75	V V
Voutn	Range of Output Voltage Regulation	$\label{eq:VOUTO} Differentially Sensed on V_{OSNS0}^+ N_{OSNS0}^- Pin-Pair; \\ V_{0UT1} Differentially Sensed on V_{OSNS1}/SGND Pin-Pair; \\ Commanded by Serial Bus or with Resistors Present at Start-Up on V_{0UTnCFG} and/or V_{TRIMnCFG}$	•	0.5 0.5		5.5 5.5	V
Voutn(DC)	Output Voltage, Total Variation with Line and Load	$ \begin{array}{l} (\text{Note 5} \\ \text{V}_{\text{OUT}n} \text{ Low Range (MFR_PWM_MODE}_n[1] = 1_b), \\ \text{FREQUENCY_SWITCH = } 425 \text{kHz} \) \\ \text{Digital Servo Engaged (MFR_PWM_MODE}_n[6] = 1_b) \\ \text{Digital Servo Disengaged (MFR_PWM_MODE}_n[6] = 0_b) \end{array} $	•	0.995 0.985	1.000 1.000	1.005 1.015	V
Input Specification	ns						
IINRUSH(VIN)	Input Inrush Current at Start-Up	Test Circuit 1, $V_{OUT,n}$ =1V, V_{IN} = 12V; No Load Besides Capacitors; TON_RISE _n =3ms			400		mA
I _Q (SVIN)	Input Supply Bias Current	Forced Continuous Mode, MFR_PWM_MODE _n [0] = 1 _b RUN _n = 5V, RUN _{1-n} = 0V Shutdown, RUN ₀ = RUN ₁ = 0V			40 20		mA mA
IS(VINn,PSM)	Input Supply Current in Pulse-Skipping Mode Operation	Pulse-Skipping Mode, MFR_PWM_MODE _n [0] = 0 _b , I _{OUTn} = 100mA			20		mA
IS(VINn,FCM)	Input Supply Current in Forced-Continuous Mode Operation	Forced Continuous Mode, MFR_PWM_MODE _n [0] = 1 _b I _{OUTn} = 100mA I _{OUTn} = 9A			40 927		mA mA
IS(VINn,SHUTDOWN)	Input Supply Current in Shutdown	Shutdown, RUN _n = 0V			50		μΑ
Output Specificati	ons						
loutn	Output Continuous Current Range	(Note 6)		0		9	A
$\frac{\Delta V_{OUTn(LINE)}}{V_{OUTn}}$	Line Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE_n[6] = 1_b) Digital Servo Disengaged (MFR_PWM_MODE_n[6] = 0_b) SV _{IN} and V _{IND} Electrically Shorted Together and INTV _{CC} Open Circuit; I _{0UTn} = 0A, 5.75V \leq V _{IN} \leq 17V, V _{0UT} Low Range (MFR_PWM_MODE_n[1] = 1_b) FREQUENCY_SWITCH = 425kHz (Referenced to 12V _{IN}) (Note 5)	•		0.03 0.03	±0.2	% %/V
$\frac{\Delta V_{OUTn(LOAD)}}{V_{OUTn}}$	Load Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE_n[6] = 1_b) Digital Servo Disengaged (MFR_PWM_MODE_n[6] = 0_b) $0A \le I_{OUT,n} \le 9A$, V_{OUT} Low Range, (MFR_PWM_MODE_n[1] = 1_b) FREQUENCY_SWITCH = 425kHz (Note 5)	•		0.03 0.2	0.5	%
VOUT n(AC)	Output Voltage Ripple				10		mV _{P-P}
f _S (Each Channel)	V _{OUT} Ripple Frequency	FREQUENCY_SWITCH Set to 500kHz (0xFBE8)	٠	462.5	500	537.5	kHz
ΔV _{OUT} (START)	Turn-On Overshoot	TON_RISE _n = 3ms (Note 12)			8		mV
t _{start}	Turn-On Start-Up Time	Time from V _{IN} Toggling from 0V to 12V to Rising Edge of $\overline{\text{GPIO}}_n$. TON_DELAY _n = 0ms, TON_RISE _n = 3ms, MFR_GPIO_PROPAGATE _n = 0x0100, MFR_GPIO_RESPONSE _n = 0x0000	•		-60-	-70-	ms

4

For more information www.linear.com/LTM4675



4675fa

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
t _{DELAY(0ms)}	Turn-On Delay Time	Time from First Rising Edge of RUN _n to Rising Edge of $\overline{\text{GPIO}}_n$. TON_DELAY _n = 0ms, TON_RISE _n = 3ms, MFR_GPIO_PROPAGATE _n = 0x0100, MFR_GPIO_RESPONSE _n = 0x0000. V _{IN} Having Been Established for at Least Zoms	2.75	3.1	3.5	ms
$\Delta V_{OUTn(LS)}$	Peak Output Voltage Deviation for Dynamic Load Step	Load: 0A to 4.5A and 4.5A to 0A at 4.5A/µs, Figure 60 Circuit, V _{0UT n} = 1V, V _{IN} = 12V (Note 12)		50		mV
t SETTLE	Settling Time for Dynamic Load Step	Load: 0A to 4.5A and 4.5A to 0A at 4.5A/µs, Figure & Circuit, V _{OUT n} = 1V, V _{IN} = 12V (Note 12)		35		μs
IOUTn(OCL_PK)	Output Current Limit, Peak	Cycle-by-Cycle Inductor Peak Current Limit Inception		15.8		A
loutr(ocl_AVG)	Output Current Limit, Time Averaged	Time-Averaged Output Inductor Current Limit Inception Threshold, Commanded by IOUT_OC_FAULT_LIMIT _n (Note 12)	Speci	fication (e I _{O-RB-AC} Output C Accuracy	urrent
Control Section		· ·				
VFBCM0	Channel 0 Feedback Input Common Mode Range	V _{OSNS0} ⁻ Valid Input Range (Referred to SGND) V _{OSNS0} ⁺ Valid Input Range (Referred to SGND)	-0.1		0.3 5.7	V V
V _{FBCM1}	Channel 1 Feedback Input Common Mode Range	SGND Valid Input Range (Referred to GND) V _{OSNS1} Valid Input Range (Referred to SGND)	-0.3		0.3 5.7	V V
VOUT-RNGO	Full-Scale Command Voltage, Range 0	(Notes 7, 15) V _{OUT<i>n</i>} Commanded to 5.500V, MFR_PWM_MODE _{<i>n</i>} [1] = 0 _b Resolution LSB Step Size	5.422	12 1.375	5.576	V Bits mV
Vout-RNG1	Full-Scale Command Voltage, Range 1	(Notes 7, 15) V _{OUT<i>n</i>} Commanded to 2.750V, MFR_PWM_MODE _n [1] = 1 _b Resolution LSB Step Size	2.711	12 0.6875	2.788	V Bits mV
R _{VSENSE0} ⁺	V _{OSNS0} ⁺ Impedance to SGND	$0.05V \le V_{VOSNS0}^+ - V_{SGND} \le 5.5V$		41		kΩ
R _{VSENSE1}	V _{OSNS1} Impedance to SGND	$0.05V \le V_{VOSNS1} - V_{SGND} \le 5.5V$		37		kΩ
t _{ON(MIN)}	Minimum On-Time	(Note 8)		90		ns
Analog OV/UV (Ov	vervoltage/Undervoltage) Outp	ut Voltage Supervisor Comparators (VOUT_OV/UV_FAULT_LIMIT and VOU	T_OV/UV	WARN	LIMIT Mo	onitors)
Nov/UV_COMP	Resolution, Output Voltage Supervisors	(Note 15)		8		Bits
Vov-RNG	Output OV Comparator Threshold Detection Range	(Note 15) High Range Scale, MFR_PWM_MODE _n [1] = 0 _b Low Range Scale, MFR_PWM_MODE _n [1] = 1 _b	1 0.5		5.6 2.7	v
V _{OU-STP}	Output OV and UV Comparator Threshold Programming LSB Step Size	(Note 15) High Range Scale, MFR_PWM_MODE_n[1] = 0 _b Low Range Scale, MFR_PWM_MODE_n[1] = 1 _b		22 11		mV mV



4675fa

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4). T_A = 25°C, V_{IN} = 12V, RUN_A = 5V, FREQUENCY_SWITCH = 500kHz and V_{OUTA} commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN TYP MAX	UNITS
			_		
CONVERT-VO-RB	Output Voltage Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x0D (Notes 9, 15)		- 100 27	ms ms
	opuato nato	MFR_ADC_CONTROL=0x05 or 0x09 (Notes 9, 15)		8	ms
Input Voltage (SV	N) Readback (READ_VIN)				
NSVIN-RB	Input Voltage Readback	(Notes 10, 15)		10	Bits
-Svin-no	Resolution and LSB Step	(15.625	mV
	Size				
SV _{IN-F/S}	Input Voltage Full-Scale	(Notes 11, 15)		38.91	v
	Digitizable Range				
SVIN-RB-ACC	Input Voltage Readback	READ_VIN, $4.5V \le SV_{IN} \le 17V$	•	Within ±2% of Read	
	Accuracy		_		- Cui
^t CONVERT-SVIN-RB	Input Voltage Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x01 (Notes 9, 15)		106 8	ms
Channels 0 and 1 0		Duty Cycle (READ_DUTY_CYCLE_), and Computed Input Current (MFI			ms
			n_nc/	10	Bits
N _{IO-RB}	Output Current Readback Resolution and LSB Step	(Notes 10, 12)		15.6	mA
	Size			10.0	
IO-E/S, IL-E/S	Output Current Full-Scale	(Note 12)		±40	A
	Digitizable Range and				
	Input Current Range of				
	Calculation		-		
O-RB-ACC	Output Current, Readback Accuracy	READ_IOUT _n , Channels 0 and 1, $0 \le I_{OUTn} \le 9A$, Forced-Continuous Mode, MFR PWM MODE _n [1:0] = 10 _b	•	Within 225mA of Rea	ding
	Full Load Output Current	I _{OUT} = 9A (Note 12). See Histograms in Typical Performance	-	9	A
IO-RB(9A)	Readback	Characteristics		5	<u>^</u>
NIL-RB	Computed Input Current,	(Notes 10, 12)		10	Bits
- IFND	Readback Resolution and	(1000 10, 12)		1.95	mA
	LSB Step Size				
I-RB-ACC	Computed Input Current,	MFR_READ_IIN _D , Channels 0 and 1, $0 \le I_{OUTD} \le 9A$,	•	Within 140mA of Read	ding
	Readback Accuracy, Neglecting Isvin	Forced-Continuous Mode, MFR_PWM_MODE _n [1:0] = 10_b , MFR_IIN_OFFSET _n = 0mA			t 90
				100	au
CONVERT-IO-RB	Output Current Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x0D (Notes 9, 15)		27	ms ms
	opouro maro	MFR ADC CONTROL=0x06 or 0x0A (Notes 9, 15)		8	ms
tCONVERT-II-RB	Computed Input Current,	MFR_ADC_CONTROL=0x00 (Notes 9, 15) 90 3		-100-	ms
	Readback Update Rate				
NDUTY-RB	Resolution, Duty Cycle	(Notes 10, 15)		10	Bits
	Readback				
DRB-ACC	Duty Cycle TUE	READ_DUTY_CYCLE _n , 16.3% Duty Cycle (Note 15)		±3	%
tconvert-duty-rb	Duty Cycle Readback	MFR_ADC_CONTROL=0x00 (Notes 9, 15)		700	ms
	Update Rate				
Temperature Rea and READ TEMPE		el 1, and Controller (Respectively: READ_TEMPERATURE_1 ₀ , REA	D_TEN	MPERATURE_1 ₁ ,	
_	= /	Channel O. Channel 1 and Controller (Nets 15)		0.0005	
TRES-RB	Temperature Readback Resolution	Channel 0, Channel 1, and Controller (Note 15)		0.0625	°C
	Channel Temperature	Channels 0 and 1, PWM Inactive, RUN _n = 0V,	•	Within ±3°C of Read	ina
TRB-CH-ACC(72mV)		$\Delta V_{TSNSna} = 72mV$		Within 15 C OF Neau	n g



LTM4675

ELECTRICAL CHARACTERISTICS The \bullet denotes the specifications which apply over the specified internal operating temperature range (Note 2). Specified as each individual output channel (Note 4). T_A = 25°C, V_{IN} = 12V, RUN_n = 5V, FREQUENCY_SWITCH = 500kHz and V_{OUTn} commanded to 1.000V unless otherwise noted. Configured with factory-default EEPROM settings and per Test Circuit 1, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS		
TRB-CH-ACC(ON)	Channel Temperature TUE, Switching Action On	READ_TEMPERATURE_1_n, Channels 0 and 1, PWM Active, RUN_n = 5V (Note 12)		Within ±3°C of Reading					
T _{RB-CTRL-ACC(ON)}	Control IC Die Temperature TUE, Switching Action On	READ_TEMPERATURE_2, PWM Active, RUN ₀ = RUN ₁ = 5V (Note 12)		Wit	hin ±1°0	C of Read	ing		
CONVERT-TEMP-RB	Temperature Readback Update Rate	MFR_ADC_CONTROL=0x00 (Notes 9, 15) MFR_ADC_CONTROL=0x06 or 0x0A (Notes 9, 15)			- <u>190</u> -		ms ms		
INTV _{CC} Regulator									
VINTVCC	Internal V _{CC} Voltage No Load	$6V \le V_{IN} \le 17V$		4.8	5	5.2	v		
∆VINTVCC(LOAD) VINTVCC	INTV _{CC} Load Regulation	$0mA \le I_{INTVCC} \le 50mA$			0.5	±2	%		
V _{DD33} Regulator	1						L		
V _{VDD33}	Internal V _{DD33} Voltage			3.2	3.3	3.4	V		
ILIM(VDD33)	V _{DD33} Current Limit	V _{DD33} Electrically Short-Circuited to GND			70		mA		
V _{VDD33_0V}	V _{DD33} Overvoltage Threshold	(Note 15)			3.5		v		
VVDD33_UV	V _{DD33} Undervoltage Threshold	(Note 15)			3.1		v		
V _{DD25} Regulator									
VVDD25	Internal V _{DD25} Voltage				2.5		V		
LIM(VDD25)	V _{DD25} Current Limit	V _{DD25} Electrically Short-Circuited to GND			50		mA		
Oscillator and Pha	se-Locked Loop (PLL)								
fosc	Oscillator Frequency Accuracy	FREQUENCY_SWITCH = 500kHz (0xFBE8) 250kHz < FREQUENCY_SWITCH < 1MHz (Note 15)	•			±7.5 ±7.5	% %		
fsync	PLL SYNC Capture Range	(Note 16)	٠	225		1100	kHz		
V _{TH,SYNC}	SYNC Input Threshold	V _{SYNC} Rising (Note 15) V _{SYNC} Falling (Note 15)			1.5 1		V V		
VOL,SYNC	SYNC Low Output Voltage	I _{SYNC} = 3mA	•		0.3	0.4	v		
ISYNC	SYNC Leakage Current in Frequency Slave Mode	$0V \le V_{SYNC} \le 3.6V$ MFR_CONFIG_ALL[4]=1 _b	•			±5	μA		
e _{sync} -eo	SYNC-to-Channel 0 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT0) Gate	$\begin{array}{l} (\text{Note 15}) \\ \text{MFR}_\text{PWM}_\text{CONFIG}[2:0] = 000_b, 01X_b \\ \text{MFR}_\text{PWM}_\text{CONFIG}[2:0] = 101_b \\ \text{MFR}_\text{PWM}_\text{CONFIG}[2:0] = 001_b \\ \text{MFR}_\text{PWM}_\text{CONFIG}[2:0] = 1X0_b \end{array}$			0 60 90 120		Deg Deg Deg Deg		
θ _{SYNC} -θ1	SYNC-to-Channel 1 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT1) Gate				120 180 240 270 300		Deg Deg Deg Deg Deg		

8



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
EEPROM Charac	teristics						
Endurance	(Note 13)	$0^{\circ}C \le T_J \le 85^{\circ}C$ During EEPROM Write Operations (Note 3)	٠	10,000			Cycles
Retention	(Note 13)	$T_J < T_{J(MAX)},$ with Most Recent EEPROM Write Operation Having Occurred at 0°C $\leq T_J \leq$ 85°C (Note 3)	•	10			Years
Mass_Write	Mass Write Operation Time	Execution of STORE_USER_ALL Command, $0^{\circ}C \le T_J \le 85^{\circ}C$ (ATE-Tested at $T_J = 25^{\circ}C$) (Notes 3, 13)			440	4100	ms
Digital I/Os		Cum-					
VIH	Input High Threshold Voltage	SCL, SDA, RUN _n , GPIO _n (Note 15)		2.0 1.8			v v
V _{IL}	Input Low Threshold Voltage	SCL, SDA, RUN, GPIO, (Note 15) SHARE_CLK, WP (Note 15)				4.4 0.6	v v
V _{HYST}	Input Hysteresis	SCL, SDA (Note 15)			80		mV
V _{OL}	Output Low Voltage	SCL, SDA, ALERT, RUN _P , GPIO _P , SHARE_CLK: I _{SINK} = 3mA	•		0.3	0.4	v
I _{OL}	Input Leakage Current	$\frac{\text{SDA, SCL, ALERT, RUN_n: OV \leq V_{PIN} \leq 5.5V}}{\text{GPIO}_n \text{ and SHARE_CLK: OV \leq V_{PIN} \leq 3.6V}}$:			±5 ±2	μΑ μΑ
t _{FILTER}	Input Digital Filtering	RUN _n (Note 15) GPIO _n (Note 15)			10 3		μs µs
CPIN	Input Capacitance	SCL, SDA, RUN, GPIO, SHARE_CLK, WP (Note 15)				10	pF
PMBus Interface	Timing Characteristics						
f _{SMB}	Serial Bus Operating Frequency	(Note 15)		10		400	kHz
t _{BUF}	Bus Free Time Between Stop and Start	(Note 15)		1.3			μs
t _{HD,STA}	Hold Time After Repeated Start Condition	Time Period After Which First Clock Is Generated (Note 15)		0.6			μs
tsu,sta	Repeated Start Condition Setup Time	(Note 15)		0.6			μs
tsu,sto	Stop Condition Setup Time	(Note 15)		0.6			μs
t _{hd,dat}	Data Hold Time	Receiving Data (Note 15) Transmitting Data (Note 15)		0 0.3		0.9	μs µs
tsu,dat	Data Setup Time	Receiving Data (Note 15)		0.1			μs
tTIMEOUT_SMB	Stuck PMBus Timer Timeout	Measured from the Last PMBus Start Event: Block Reads, MFR_CONFIG_ALL[3]=0 _b (Note 15) Non-Block Reads, MFR_CONFIG_ALL[3]=0 _b (Note 15) MFR_CONFIG_ALL[3]=1 _b (Note 15)			150 32 250		ms ms ms
tlow	Serial Clock Low Period	(Note 15)		1.3		10000	μs
thigh	Serial Clock High Period	(Note 15)		0.6			μs



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
VIN	Input DC Voltage	Test Circuit 1 Test Circuit 2; VIN_OFF < VIN_ON = 4.25V	•	5.75 4.5		16 5.75	V V
Voutn	Range of Output Voltage Regulation	$\label{eq:VOUTO} Differentially Sensed on V_{OSNS0}^+ N_{OSNS0}^- Pin-Pair; \\ V_{0UT1} Differentially Sensed on V_{OSNS1}/SGND Pin-Pair; \\ Commanded by Serial Bus or with Resistors Present at Start-Up on V_{0UTnCFG} and/or V_{TRIMnCFG}$	•	0.5 0.5		1.8 1.8	V
Vout <i>n</i> (DC)	Output Voltage, Total Variation with Line and Load	Digital Servo Engaged (MFR_PWM_MODE_n[6] = 1 b) Digital Servo Disengaged (MFR_PWM_MODE_n[6] = 0b) V_{OUTn} Commanded to 1.000V, V_{OUTn} Low Range (MFR_PWM_MODE_n[1] = 1b) (Note 5)	•	0.995 0.985	1.000 1.000	1.005 1.015	V
Input Specification	S						
INRUSH(VIN)	Input Inrush Current at Start-Up	Test Circuit 1, V _{UIT} =1V, V _{IN} = 12V; No Load Besides Capacitors; TON_RISE_n = 3ms			400		mA
I _Q (SVIN)	Input Supply Bias Current	Forced Continuous Mode, MFR_PWM_MODE _n [0] = 1 _b RUN _n = 5V, RUN _{1-n} = 0V Shutdown, RUN ₀ = RUN ₁ = 0V			40 20		mA mA
Is(VINn,PSM)	Input Supply Current in Pulse-Skipping Mode Operation	Pulse-Skipping Mode, MFR_PWM_MODE_n[0] = 0b, I _{OUT} n = 100mA			20		mA
IS(VINn,FCM)	Input Supply Current in Forced-Continuous Mode Operation	Forced Continuous Mode, MFR_PWM_MODE _n [0] = 1 _b I _{OUTn} = 100mA I _{OUTn} = 18A			35 1.9		mA A
Is(VIN <i>n</i> ,SHUTDOWN)	Input Supply Current in Shutdown	Shutdown, RUN _n = 0V			50		μA
Output Specificatio	ons						
loutn	Output Continuous Current Range	(Note 6)		0		18	A
ΔV _{OUT<i>n</i>(LINE)} V _{OUT<i>n</i>}	Line Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE_n[6] = 1_b) Digital Servo Disengaged (MFR_PWM_MODE_n[6] = 0_b) SV _{IN} and V _{IN.p} Electrically Shorted Together and INTV _{CC} Open Circuit; $I_{OUT,n} = 0A, 5.75V \le V_{IN} \le 16V, V_{OUT}$ Low Range (MFR_PWM_MODE_n[1] = 1_b), FREQUENCY_SWITCH = 350kHz (Note 5)	•		0.03 0.03	±0.2	%/V %/V
ΔVoutr(LOAD) Voutr	Load Regulation Accuracy	Digital Servo Engaged (MFR_PWM_MODE_n[6] = 1_b) Digital Servo Disengaged (MFR_PWM_MODE_n[6] = 0_b) $0A \le I_{OUTn} \le 18A$, V_{OUT} Low Range, (MFR_PWM_MODE_n[1] = 1_b) (Note 5)	•		0.03 0.2	0.5	%
VOUT (AC)	Output Voltage Ripple				10		mV _{P-P}
f _S (Each Channel)	V _{OUT} Ripple Frequency	FREQUENCY_SWITCH Set to 500kHz (0xFBE8)	•	462.5	500	537.5	kHz
$\Delta V_{OUTn}(START)$	Turn-On Overshoot	TON_RISE _n = 3ms (Note 12)			8		mV
t _{start}	Turn-On Start-Up Time	Time from V _{IN} Toggling from 0V to 12V to Rising Edge of GPIO _n - TON_DELAY _n = 0ms, TON_RISE _n = 3ms, MFR_GPIO_PROPAGATE <i>n</i> = 0x0100, MFR_GPIO_RESPONSE <i>n</i> = 0x0000	•		^a	70	ms



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
t _{DELAY(0ms)}	Turn-On Delay Time	Time from First Rising Edge of RUN, to Rising Edge of $\overline{\text{GPIO}}_n$. TON_DELAY, = 0ms, TON_RISE, = 3ms, MFR_GPI0_PROPAGATE. = 0x0100, MFR_GPI0_RESPONSE. = 0x0000. Vin Having Been Established for at Least 70ms	•	2.75	3.1	3.5	ms
ΔV _{OUTn} (LS)	Peak Output Voltage Deviation for Dynamic Load Step	Load: 0A to 9A and 9A to 0A at 9A/ μ s, Figure 56 Circuit, V _{0UT n} = 1V, V _{IN} = 12V (Note 12)			50		mV
t SETTLE	Settling Time for Dynamic Load Step	Load: 0A to 9A and 9A to 0A at 9A/µs, Figure 56 Circuit, V0UTn = 1V, VIN = 12V (Note 12)			35		μs
IOUT#(OCL_PK)	Output Current Limit, Peak	Cycle-by-Cycle Inductor Peak Current Limit Inception			25		A
lout <i>r</i> (OCL_AVG)	Output Current Limit, Time Averaged	Time-Averaged Output Inductor Current Limit Inception Threshold, Commanded by IOUT_OC_FAULT_LIMIT_n (Note 12)		Specifi	cation (Io-RB-ACC Output C Accuracy	urrent
Control Section							
VFBCM0	Channel 0 Feedback Input Common Mode Range	V _{OSNS0} ⁻ Valid Input Range (Referred to SGND) V _{OSNS0} ⁺ Valid Input Range (Referred to SGND)	•	-0.1		0.3 2.1	v v
V _{FBCM1}	Channel 1 Feedback Input Common Mode Range	SGND Valid Input Range (Referred to GND) V _{OSNS1} Valid Input Range (Referred to SGND)	•	-0.3		0.3 2.1	v v
Vout-rng1	Full-Scale Command Voltage, Range 1	(Notes 7, 15) V _{OUT<i>n</i>} Commanded to 2.750V, MFR_PWM_MODE _{<i>n</i>} [1] = 1 _b Resolution LSB Step Size		2.711	12 0.6875	2.788	V Bits mV
R _{VSENSE0} ⁺	V _{DSNS0} ⁺ Impedance to SGND	$0.05V \le V_{VOSNS0}^+ - V_{SGND} \le 1.8V$			41		kΩ
R _{VSENSE1}	V _{DSNS1} Impedance to SGND	$0.05V \le V_{VOSNS1} - V_{SGND} \le 1.8V$			37		kΩ
ton(MIN)	Minimum On-Time	(Note 8)			98-		ns
Analog OV/UV (O	vervoltage/Undervoltage) Outp	ut Voltage Supervisor Comparators (VOUT_OV/UV_FAULT_LIMIT and V	OUT	OV/UV	WARN	LIMIT Mo	nitors)
Nov/UV_COMP	Resolution, Output Voltage Supervisors	(Note 15)			8		Bits
Vov-RNG	Output OV Comparator Threshold Detection Range	(Note 15) High Range Scale, MFR_PWM_MODE _n [1] = 0 _b Low Range Scale, MFR_PWM_MODE _n [1] = 1 _b		1 0.5		5.6 2.7	v
V _{OU-STP}	Output OV and UV Comparator Threshold Programming LSB Step Size	(Note 15) High Range Scale, MFR_PWM_MODE _n [1] = 0 _b Low Range Scale, MFR_PWM_MODE _n [1] = 1 _b			22 11		mV mV

6

For more information www.linear.com/LTM4677



46771

SYMBOL	PARAMETER	CONDITIONS	T	MIN	ТҮР	MAX	UNITS
Vov-acc	Output OV Comparator Threshold Accuracy	$\begin{array}{l} (\text{See Note 14}) \\ 1V \leq V_{\text{VOSNS0}^+} - V_{\text{VOSNS0}^-} \leq 1.8V, \text{MFR}_\text{PWM}_\text{MODE}_0[1] = 1_b \\ 0.5V \leq V_{\text{VOSNS0}^+} - V_{\text{VOSNS0}^-} < 1V, \text{MFR}_\text{PWM}_\text{MODE}_0[1] = 1_b \\ 1.5V \leq V_{\text{VSENSE1}} - V_{\text{SGND}} \leq 1.8V, \text{MFR}_\text{PWM}_\text{MODE}_1[1] = 1_b \\ 0.5V \leq V_{\text{VSENSE1}} - V_{\text{SGND}} < 1.5V, \text{MFR}_\text{PWM}_\text{MODE}_1[1] = 1_b \end{array}$	•			±2 ±20 ±2 ±30	9 m1 9 m1
Vuv-rng	Output UV Comparator Threshold Detection Range	(Note 15) High Range Scale, MFR_PWM_MODE _n [1] = 0 _b Low Range Scale, MFR_PWM_MODE _n [1] = 1 _b		1 0.5		5.4 2.7	
VUV-ACC	Output UV Comparator Threshold Accuracy	$ \begin{array}{l} (\text{See Note 14}) \\ 1V \leq V_{\text{VSENSE0}^+} - V_{\text{VSENSE0}^-} \leq 1.8V, \ \text{MFR}_\text{PWM}_\text{MODE}_0[1] = 1_b \\ 0.5V \leq V_{\text{VSENSE0}^+} - V_{\text{VSENSE0}^-} < 1V, \ \text{MFR}_\text{PWM}_\text{MODE}_0[1] = 1_b \\ 1.5V \leq V_{\text{VOSNS1}} - V_{\text{SGND}} \leq 1.8V, \ \text{MFR}_\text{PWM}_\text{MODE}_1[1] = 1_b \\ 0.5V \leq V_{\text{VOSNS1}} - V_{\text{SGND}} < 1.5V, \ \text{MFR}_\text{PWM}_\text{MODE}_1[1] = 1_b \end{array} $	••••			±2 ±20 ±2 ±30	% m\ % m\
tprop-ov	Output OV Comparator Response Times	Overdrive to 10% Above Programmed Threshold				35	με
tprop-uv	Output UV Comparator Response Times	Underdrive to 10% Below Programmed Threshold				50	με
Analog OV/UV SVII	Input Voltage Supervisor	Comparators (Threshold Detectors for VIN_ON and VIN_OFF)					
Nsvin-ov/uv-comp	SV _{IN} OV/UV Comparator Threshold-Programming Resolution	(Note 15)			8		Bits
SV _{IN-OU-RANGE}	SV _{IN} OV/UV Comparator Threshold-Programming Range		•	4.5		18	V
SV _{IN-OU-STP}	SV _{IN} OV/UV Comparator Threshold-Programming LSB Step Size	(Note 15)			82		mV
SVIN-OU-ACC	SV _{IN} OV/UV Comparator Threshold Accuracy	$9V < SV_{IN} \le 16V$ 4.5V $\le SV_{IN} \le 9V$:			±2.5 ±225	% mV
t _{prop-svin-high-vin}	SV _{IN} OV/UV Comparator Response Time, High V _{IN} Operating Configuration	Test Circuit 1, and: VIN_ON = 9V; SV _{IN} Driven from 8.775V to 9.225V VIN_OFF = 9V; SV _{IN} Driven from 9.225V to 8.775V	:			35 35	μs μs
tprop-svin-low-vin	SV _{IN} OV/UV Comparator Response Time, Low V _{IN} Operating Configuration	Test Circuit 2, and: VIN_ON = 4.5V; SV _{IN} Driven from 4.225V to 4.725V VIN_OFF = 4.5V; SV _{IN} Driven from 4.725V to 4.225V	:			35 35	μs μs
Channels 0 and 1 (Output Voltage Readback (l	READ_VOUT _n)					
N _{VO-RB}	Output Voltage Readback Resolution and LSB Step Size	(Note 15)			16 244		Bits µV
V _{0-F/S}	Output Voltage Full-Scale Digitizable Range	V _{RUNn} = 0V (Notes 7, 15)			8		V
V _{O-RB-ACC}	Output Voltage Readback Accuracy	$\begin{array}{l} Channel \ 0: \ 1V \leq V_{VOSNS0}^+ - V_{VOSNS0}^- \leq 1.8V\\ Channel \ 0: \ 0.6V \leq V_{VOSNS0}^+ - V_{VOSNS0}^- < 1V\\ Channel \ 1: \ 1V \leq V_{VOSNS1} - V_{SGND} \leq 1.8V\\ Channel \ 1: \ 0.6V \leq V_{VOSNS1} - V_{SGND} < 1V\\ \end{array}$	•	Within ±0.5% of Reading Within ±5mV of Reading Within ±0.5% of Reading Within ±5mV of Reading			
tconvert-vo-rb	Output Voltage Readback Update Rate	MFR_ADC_CONTROL = 0x00 (Notes 9, 15) MFR_ADC_CONTROL = 0x00 (Notes 9, 15) MFR_ADC_CONTROL = 0x05 or 0x09 (Notes 9, 15)		1	27 8		ms ms ms
				<u></u>			46771
	10						7
	NK .	For more information www.linear.com/LTM4677					1

SYMBOL	PARAMETER	CONDITIONS		MIN TYP MAX	UNITS
Input Voltage (SV)	N) Readback (READ_VIN)				
N _{SVIN-RB}	Input Voltage Readback Resolution and LSB Step Size	(Notes 10, 15)		10 15.625	Bits mV
SV _{IN-F/S}	Input Voltage Full-Scale Digitizable Range	(Notes 11, 15)		38.91	V
SV _{IN-RB-ACC}	Input Voltage Readback Accuracy	READ_VIN, $4.5V \le SV_{IN} \le 16V$	•	Within ±2% of Read	ing 69
CONVERT-SVIN-RB	Input Voltage Readback Update Rate	MFR_ADC_CONTROL = 0×00 (Notes 9, 15) MFR_ADC_CONTROL = 0×01 (Notes 9, 15)		106 8	ms ms
Channels 0 and 1 0	utput Current (READ_IOUT_n)	, Duty Cycle (READ_DUTY_CYCLE_n), and Computed Input Current (MFR	RE	AD_IIN,) Readback	
N _{IO-RB}	Output Current Readback Resolution and LSB Step Size	(Notes 10, 12)		10 15.6	Bits mA
1 _{0-F/S} , 1 _{1-F/S}	Output Current Full-Scale Digitizable Range and Input Current Range of Calculation	(Note 12)		±40	A
O-RB-ACC	Output Current, Readback Accuracy	READ_IOUT , Channels 0 and 1, 0 $\leq I_{OUT,\sigma} \leq 10A$, Forced-Continuous Mode, MFR_PWM_MODE_n[1:0] = 10 _b	•	Within 250mA of Rea	ding
lo-RB(18A)	Full Load Output Current Readback	I_{OUTn} = 18A (Note 12). See Histograms in Typical Performance Characteristics		18	A
NII-RB	Computed Input Current, Readback Resolution and LSB Step Size	(Notes 10, 12)		10 1.95	Bits mA
II-RB-ACC	Computed Input Current, Readback Accuracy, Neglecting I _{SVIN}	MFR_READ_IIN _n , Channels 0 and 1, $0 \le I_{OUTn} \le 10A$, Forced-Continuous Mode, MFR_PWM_MODE _n [1:0] = 10_b , MFR_IIN_OFFSET _n = 0mA	•	Within 150mA of Rea	ding 90
tconvert-10-RB	Output Current Readback Update Rate	MFR_ADC_CONTROL = 0×00 (Notes 9, 15) MFR_ADC_CONTROL = 0×00 (Notes 9, 15) MFR_ADC_CONTROL = 0×05 or 0×09 (Notes 9, 15)		108 27 8	ms ms ms
CONVERT-II-RB	Computed Input Current, Readback Update Rate	(Notes 9, 15) MFR_ADC_CONTROL = 0×00		190	ms
NDUTY-RB	Resolution, Duty Cycle Readback	(Notes 10, 15)		10	Bits
D _{RB-ACC}	Duty Cycle TUE	READ_DUTY-CYCLE _n , 16.3% Duty Cycle (Note 15)		±3	%
CONVERT-DUTY-RB	Duty Cycle Readback Update Rate	(Notes 9, 15) MFR_ADC_CONTROL = 0×00		190	ms
Temperature Read and READ_TEMPE		el 1, and Controller (Respectively: READ_TEMPERATURE_1 ₀ , READ_	TEN	MPERATURE_1 ₁ ,	
T _{RES-RB}	Temperature Readback Resolution	Channel 0, Channel 1, and Controller (Note 15)		0.0625	°C
T _{RB-CH-ACC(72mV)}	Channel Temperature TUE, Switching Action Off	Channels 0 and 1, PWM Inactive, $RUN_n = 0V$, $\Delta V_{TSNSna} = 72mV$	•	Within ±3°C of Read	ling
T _{RB-CH-ACC(ON)}	Channel Temperature TUE, Switching Action On	READ_TEMPERATURE_1_n, Channels 0 and 1, PWM Active, RUN_n = 5V (Note 12)		Within ±3°C of Read	ling



For more information www.linear.com/LTM4677



4677f

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
T _{RB-CTRL-ACC(ON)}	Control IC Die Temperature TUE, Switching Action On	READ_TEMPERATURE_2, PWM Active, RUN ₀ = RUN ₁ = 5V (Note 12)		Wit	hin ±1°C	; of Read	ing
tconvert-temp-rb	Temperature Readback Update Rate	MFR_ADC_CONTROL = 0×00 (Notes 9, 15) MFR_ADC_CONTROL = 0×06 or 0×0A (Notes 9, 15)			- 780		ms ms
INTV _{CC} Regulator							
VINTVCC	Internal V _{CC} Voltage No Load	$6V \le V_{IN} \le 16V$		4.8	5	5.2	v
ΔVINTVCC(LOAD) VINTVCC	INTV _{CC} Load Regulation	$0mA \le I_{INTVCC} \le 50mA$			0.5	±2	%
V _{DD33} Regulator							
V _{VDD33}	Internal V _{DD33} Voltage			3.2	3.3	3.4	V
LIM(VDD33)	V _{DD33} Current Limit	V _{DD33} Electrically Short-Circuited to GND			70		mA
VVDD33_OV	V _{DD33} Overvoltage Threshold	(Note 15)			3.5		v
VVDD33_UV	V _{DD33} Undervoltage Threshold	(Note 15)			3.1		v
V _{DD25} Regulator							
V _{VDD25}	Internal V _{DD25} Voltage				2.5		۷
LIM(VDD25)	V _{DD25} Current Limit	V _{DD25} Electrically Short-Circuited to GND			50		mA
Oscillator and Pha	ase-Locked Loop (PLL)						
fosc	Oscillator Frequency Accuracy	FREQUENCY_SWITCH = 500kHz (0xFBE8) 250kHz ≤ FREQUENCY_SWITCH ≤ 750kHz (Note 15)	•			±7.5 ±7.5	% %
^f sync	PLL SYNC Capture Range	FREQUENCY_SWITCH Set to Frequency Slave Mode (0x0000); SYNC Driven by External Clock; 1.8V _{OUT}	•	225		800	kHz
VTH, SYNC	SYNC Input Threshold	V _{SYNC} Rising (Note 15) V _{SYNC} Falling (Note 15)			1.5 1		v v
V _{ol,sync}	SYNC Low Output Voltage	I _{SYNC} = 3mA	•		0.3	0.4	v
ISYNC	SYNC Leakage Current in Frequency Slave Mode	$0V \le V_{SYNC} \le 3.6V$ MFR_CONFIG_ALL[4]=1 _b	•			±5	μA
e _{sync} -eo	SYNC-to-Channel 0 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT0) Gate				0 60 90 120		Deg Deg Deg Deg
e _{SYNC} -e1	SYNC-to-Channel 1 Phase Relationship, Lag from Falling Edge of Sync to Rising Edge of Top MOSFET (MT1) Gate	$\begin{array}{l} (\text{Note 15}) \\ \text{MFR}_{PWM}_{CONFIG}[2:0] = 011_b \\ \text{MFR}_{PWM}_{CONFIG}[2:0] = 000_b \\ \text{MFR}_{PWM}_{CONFIG}[2:0] = 010_b , 10X_b \\ \text{MFR}_{PWM}_{CONFIG}[2:0] = 01_b \\ \text{MFR}_{PWM}_{CONFIG}[2:0] = 101_b \\ \end{array}$			120 180 240 270 300		Deg Deg Deg Deg Deg



SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
EEPROM Charac	teristics						
Endurance	(Note 13)	$0^{\circ}C \le T_J \le 85^{\circ}C$ During EEPROM Write Operations (Note 3)	•	10,000			Cycles
Retention	(Note 13)	$T_J < T_{J(MAX)},$ with Most Recent EEPROM Write Operation Having Occurred at 0°C < $T_J \le 85^\circ C$ (Note 3)	•	10			Years
Mass_Write	Mass Write Operation Time	Execution of STORE_USER_ALL Command, $0^{\circ}C \le T_J \le 85^{\circ}C$ (ATE-Tested at $T_J = 25^{\circ}C$) (Notes 3, 13)			440	4100	ms
Digital I/Os				~			
VIH	Input High Threshold Voltage	SCL, SDA, RUN <i>n</i> , GPIO _n (Note 15)		2.0 1.8			v v
V _{IL}	Input Low Threshold Voltage	SCL, SDA, RUN <i>n</i> , GPIO _n (Note 15) SHARE_CLK, WP (Note 15)				7.4 0.6	v v
V _{HYST}	Input Hysteresis	SCL, SDA (Note 15)			80		mV
V _{OL}	Output Low Voltage	SCL, SDA, ALERT, RUN _{pi GPIO_{$pi SHARE_CLK:ISINK = 3mA$}}	•		0.3	0.4	v
I _{OL}	Input Leakage Current	$\frac{\text{SDA, SCL, ALERT, RUN_0: }0V \leq V_{PIN} \leq 5.5V}{\text{GPIO}_n \text{ and SHARE_CLK: }0V \leq V_{PIN} \leq 3.6V}$	•			±5 ±2	μΑ μΑ
t _{filter}	Input Digital Filtering	RUNn (Note 15) GPIOn (Note 15)			10 3		μs μs
CPIN	Input Capacitance	SCL, SDA, RUN, GPIO, SHARE_CLK, WP (Note 15)				10	pF
PMBus Interface	e Timing Characteristics						
fsmb	Serial Bus Operating Frequency	(Note 15)		10		400	kHz
t _{BUF}	Bus Free Time Between Stop and Start	(Note 15)		1.3			μs
t _{HD,STA}	Hold Time After Repeated Start Condition	Time Period After Which First Clock Is Generated (Note 15)		0.6			μs
tsu,sta	Repeated Start Condition Setup Time	(Note 15)		0.6			μs
tsu,sto	Stop Condition Setup Time	(Note 15)		0.6			μs
thd,dat	Data Hold Time	Receiving Data (Note 15) Transmitting Data (Note 15)		0 0.3		0.9	μs μs
tsu,dat	Data Setup Time	Receiving Data (Note 15)		0.1			μs
tTIMEOUT_SMB	Stuck PMBus Timer Timeout	Measured from the Last PMBus Start Event: Block Reads MFR_CONFIG_ALL[3] = 0 _b (Note 15) Non-Block Reads MFR_CONFIG_ALL[3] = 0 _b (Note 15) MFR_CONFIG_ALL[3] = 1 _b (Note 15)			150 32 250		ms ms ms
t _{LOW}	Serial Clock Low Period	(Note 15)		1.3		10000	μs
t _{HIGH}	Serial Clock High Period	(Note 15)		0.6			μs
	-						

Note 1: Stresses beyond those listing under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating conditions for extended periods may affect device reliability and lifetime.

over the -40°C to 125°C internal operating temperature range are assured by design, characterization and correlation with statistical process controls. The LTM4677I is guaranteed to meet specifications over the full -40°C to 125°C internal operating temperature range. Note that the maximum ambient temperature consistent with these specifications is determined by specific operating conditions in conjunction with board layout, the rated package thermal resistance and other environmental factors.

Note 2: The LTM4677 is tested under pulsed-load conditions such that $T_J \approx T_A$. The LTM4677E is guaranteed to meet performance specifications over the 0°C to 125°C internal operating temperature range. Specifications

10

For more information www.linear.com/LTM4677



4677f

END.