# MOSFET – Power, Single, N-Channel, SO-8FL 30 V, 104 A

### **Features**

- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Capacitance to Minimize Driver Losses
- Optimized Gate Charge to Minimize Switching Losses
- These are Pb-Free Devices

# **Applications**

- Refer to Application Note AND8195/D
- CPU Power Delivery
- DC-DC Converters
- Low Side Switching

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise stated)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	30	V
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	20	Α
Current R <sub>θJA</sub> (Note 1)		T <sub>A</sub> = 85°C		14	
Power Dissipation $R_{\theta JA}$ (Note 1)		T <sub>A</sub> = 25°C	P <sub>D</sub>	2.27	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	12	Α
Current R <sub>θJA</sub> (Note 2)	Steady State	T <sub>A</sub> = 85°C		9.0	
Power Dissipation $R_{\theta JA}$ (Note 2)	Siale	T <sub>A</sub> = 25°C	P <sub>D</sub>	0.89	W
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	104	Α
Current R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 85°C		75	
Power Dissipation $R_{\theta JC}$ (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	62.5	W
Pulsed Drain Current	, ,	= 25°C, = 10 μs	I <sub>DM</sub>	208	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>STG</sub>	-55 to +150	°C
Source Current (Body Diode)			I <sub>S</sub>	52	Α
Drain to Source DV/DT			d <sub>V</sub> /d <sub>t</sub>	6	V/ns
Single Pulse Drain-to-Source Avalanche Energy $T_J=25^{\circ}C$ , $V_{DD}=50$ V, $V_{GS}=10$ V, $I_L=28$ A <sub>pk</sub> , $L=1.0$ mH, $R_G=25$ $\Omega$			E <sub>AS</sub>	392	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
- 2. Surface-mounted on FR4 board using the minimum recommended pad size.



# ON Semiconductor®

# www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
30 V	3.5 mΩ @ 10 V	101.4
	5.0 mΩ @ 4.5 V	104 A



**N-CHANNEL MOSFET** 

# SO-8 FLAT LEAD CASE 488AA STYLE 1

DIAGRAM

D
S
4835N
AYWZZ
G
D

**MARKING** 

A = Assembly Location
Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMFS4835NT1G	SO-8FL (Pb-Free)	1500 / Tape & Reel
NTMFS4835NT3G	SO-8FL (Pb-Free)	5000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter		Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	2.0	
Junction-to-Ambient - Steady State (Note 3)	$R_{\theta JA}$	55.1	°C/W
Junction-to-Ambient - Steady State (Note )	$R_{\theta JA}$	140.1	

# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•					_	-
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				22.4		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, T <sub>J</sub> = 25 °C				1.0	
		V <sub>DS</sub> = 24 V	T <sub>J</sub> = 125°C			10	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	= ±20 V			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D =$	: 250 μA	1.5	1.9	2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				5.3		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V to	I <sub>D</sub> = 30 A		2.9	3.5	
		11.5 V	I <sub>D</sub> = 15 A		2.5		
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 30 A		4.3	5.0	mΩ
			I <sub>D</sub> = 15 A		3.9		
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 15 A			21		S
CHARGES, CAPACITANCES & GATE RESIS	TANCE						
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1 MHz, V <sub>DS</sub> = 12 V		1860	3100	4340	pF
Output Capacitance	C <sub>OSS</sub>			402	670	938	
Reverse Transfer Capacitance	C <sub>RSS</sub>			216	360	504	
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			22	39	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				4.7		
Gate-to-Source Charge	$Q_{GS}$				8.3		
Gate-to-Drain Charge	$Q_{GD}$				8.8		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 11.5 V, V <sub>DS</sub> = 15 V; I <sub>D</sub> = 30 A			52		nC
SWITCHING CHARACTERISTICS (Note 6)						•	-
Turn-On Delay Time	t <sub>d(ON)</sub>				16		
Rise Time	t <sub>r</sub>	$V_{GS}$ = 4.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			31		ns
Turn-Off Delay Time	t <sub>d(OFF)</sub>				22		
Fall Time	t <sub>f</sub>				13		
Turn-On Delay Time	t <sub>d(ON)</sub>	$V_{GS}$ = 11.5 V, $V_{DS}$ = 15 V, $I_{D}$ = 15 A, $R_{G}$ = 3.0 $\Omega$			10		ns
Rise Time	t <sub>r</sub>				23		
Turn-Off Delay Time	t <sub>d(OFF)</sub>				30		
Fall Time	t <sub>f</sub>				10		

Surface-mounted on FR4 board using 1 sq-in pad, 1 oz Cu.
 Surface-mounted on FR4 board using the minimum recommended pad size.

<sup>5.</sup> Pulse Test: pulse width  $\leq$  300  $\mu$ s, duty cycle  $\leq$  2%.
6. Switching characteristics are independent of operating junction temperatures.

# **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
DRAIN-SOURCE DIODE CHARACTI	ERISTICS						
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	$T_J = 25^{\circ}C$		0.77	1.0	
		I <sub>S</sub> = 30 A	T <sub>J</sub> = 125°C		0.70		V
Reverse Recovery Time	t <sub>RR</sub>	V <sub>GS</sub> = 0 V, dIS/dt = 100 A/μs, I <sub>S</sub> = 30 A			27	50	
Charge Time	t <sub>a</sub>				15		ns
Discharge Time	t <sub>b</sub>				12		
Reverse Recovery Charge	Q <sub>RR</sub>				18		nC
PACKAGE PARASITIC VALUES							
Source Inductance	L <sub>S</sub>				0.65		nΗ
Drain Inductance	L <sub>D</sub>	T <sub>A</sub> = 25°C			0.005		nΗ
Gate Inductance	L <sub>G</sub>				1.84		nΗ
Gate Resistance	$R_{G}$				1.3	5.0	Ω

<sup>5.</sup> Pulse Test: pulse width ≤ 300 μs, duty cycle ≤ 2%.
6. Switching characteristics are independent of operating junction temperatures.

### **TYPICAL PERFORMANCE CURVES**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature





Figure 6. Drain-to-Source Leakage Current vs. Voltage

### **TYPICAL PERFORMANCE CURVES**



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source
Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Avalanche Energy vs. Starting Junction Temperature

### **TYPICAL PERFORMANCE CURVES**




Figure 13. Avalanche Characteristics




Figure 14. FET Thermal Response




Figure 15. FET Thermal Response from Junction to Case





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE N

# **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETER. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
E	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
е	1.27 BSC			
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.125 REF			
M	3.00	3.40	3.80	
θ	0 °		12 °	

# **GENERIC MARKING DIAGRAM\***




XXXXXX = Specific Device Code


= Assembly Location Α

Υ = Year W = Work Week = Lot Traceability ZZ

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.



**DETAIL** A



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Reposite Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales