## **Power MOSFET**

# 25 V, 65 A, Single N-Channel, DPAK

#### **Features**

- Low R<sub>DS(on)</sub>
- Ultra Low Gate Charge
- Low Reverse Recovery Charge
- Pb-Free Packages are Available

## **Applications**

- Desktop CPU Power
- DC-DC Converters
- High and Low Side Switch

## **MAXIMUM RATINGS** (T<sub>J</sub> = 25°C unless otherwise noted)

Param	Symbol	Value	Unit		
Drain-to-Source Voltage			V <sub>DSS</sub>	25	V
Gate-to-Source Voltage			V <sub>GS</sub>	± 20	V
Continuous Drain Current ( $R_{\theta JC}$ ) Limited		T <sub>C</sub> = 25°C	I <sub>D</sub>	65	Α
by Die		T <sub>C</sub> = 85°C		45	
Continuous Drain Current (R <sub>0</sub> JC) Limited by Wire	Steady State	T <sub>C</sub> = 25°C	Ι <sub>D</sub>	32	А
Power Dissipation $(R_{\theta JC})$		T <sub>C</sub> = 25°C	P <sub>D</sub>	50	W
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	11.4	Α
Current (Note 1)	Steady	T <sub>A</sub> = 85°C		8.9	
Power Dissipation (Note 1)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.88	W
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	9.5	Α
Current (Note 2)		T <sub>A</sub> = 85°C		7.4	
Power Dissipation (Note 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	1.3	W
Pulsed Drain Current	t <sub>p</sub> =	: 10 μs	I <sub>DM</sub>	130	Α
Operating Junction and Temperature	Operating Junction and Storage Temperature			-55 to 175	°C
Drain-to-Source (dv/dt	)		dv/dt	2.0	V/ns
Source Current (Body Diode)			I <sub>S</sub>	2.1	Α
Single Pulse Drain–to–Source Avalanche Energy ( $V_{DD}$ = 24 V, $V_{GS}$ = 10 V, $I_{L}$ = 12 A, $L$ = 1.0 mH, $R_{G}$ = 25 $\Omega$ )			E <sub>AS</sub>	71.7	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			T <sub>L</sub>	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

- 1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
- 2. Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 0.15 in sq) [1 oz] including traces.




## ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX	
25 V	6.5 mΩ @ 10 V	65 A	
25 V	9.7 mΩ @ 4.5 V	03 A	

#### **N-Channel**





CASE 369AA DPAK (Bend Lead) STYLE 2





CASE 369D DPAK (Straight Lead) STYLE 2



CASE 369AC 3 IPAK (Straight Lead)

#### **MARKING DIAGRAMS & PIN ASSIGNMENTS**





= Year WW = Work Week 65N03 = Device Code = Pb-Free Package

## ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 5 of this data sheet.

#### THERMAL RESISTANCE MAXIMUM RATINGS

Parameter		Value	Unit
Junction-to-Case (Drain)	$R_{ heta JC}$	2.5	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	80	
Junction-to-Ambient - Steady State (Note 4)	$R_{ heta JA}$	115	

## **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	<b>I</b>	l			1	l .	1
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_{I}$	<sub>O</sub> = 250 μA	25	29.5		V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				19.2		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C			1.5	μΑ
		V <sub>DS</sub> = 20 V				10	
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 V, V_{C}$	$_{SS} = \pm 20 \text{ V}$			±100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I$	D = 250 μA	1.0	1.74	2.0	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				4.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V,	I <sub>D</sub> = 30 A		6.5	8.4	mΩ
		V <sub>GS</sub> = 4.5 V	, I <sub>D</sub> = 30 A		9.7	14.6	
Forward Transconductance	9FS	$V_{DS} = 15 \text{ V},$	I <sub>D</sub> = 15 A		27		mHos
CHARGES, CAPACITANCES AND GATE RE	ESISTANCE	•					•
Input Capacitance	C <sub>iss</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 20 V			1177	1400	pF
Output Capacitance	C <sub>oss</sub>				555		
Reverse Transfer Capacitance	C <sub>rss</sub>				218		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 5.0 V, V <sub>DS</sub> = 10 V, I <sub>D</sub> = 30 A			12.2	16	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				1.5		
Gate-to-Source Charge	Q <sub>GS</sub>				2.95		
Gate-to-Drain Charge	Q <sub>GD</sub>				6.08		
SWITCHING CHARACTERISTICS (Note 6)	<b>I</b> I.	l			1	I.	1
Turn-On Delay Time	t <sub>d(on)</sub>				6.3		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 10 V, V	√ns = 25 V.		18.6		
Turn-Off Delay Time	t <sub>d(off)</sub>	I <sub>D</sub> = 30 A, R			20.3		1
Fall Time	t <sub>f</sub>		Ī		8.8		1
DRAIN-SOURCE DIODE CHARACTERISTIC	CS	L	I		I.	I	1
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.85	1.1	V
-		I <sub>S</sub> = 20 A	T <sub>J</sub> = 125°C		0.72		1
Reverse Recovery Time	t <sub>RR</sub>				28.8		ns
Charge Time	t <sub>a</sub>	$V_{GS} = 0 \text{ V, } dI_S/dt = 100 \text{ A/}\mu\text{s,}$ $I_S = 20 \text{ A}$			12.8		1
Discharge Time	t <sub>b</sub>				16		
Reverse Recovery Time	Q <sub>RR</sub>				20		nC
PACKAGE PARASITIC VALUES	1	I			L	<u>I</u>	_1
Source Inductance	L <sub>S</sub>				2.49		
Drain Inductance	L <sub>D</sub>		}		0.02		nH
Gate Inductance	L <sub>G</sub>	- T <sub>A</sub> = 25°C			3.46		1
							1

- Surface–mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [1 oz] including traces).
   Surface–mounted on FR4 board using the minimum recommended pad size (Cu area = 0.15 in sq [1 oz] including traces).
   Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
   Switching characteristics are independent of operating junction temperatures.




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance versus Drain Current and Temperature




Figure 4. On-Resistance versus Drain Current and Temperature




Figure 5. On-Resistance Variation with **Temperature** 




Figure 6. Drain-To-Source Leakage **Current versus Voltage** 




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source and Drain-to-Source Voltage versus Total Charge




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 10. Diode Forward Voltage versus Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

## **ORDERING INFORMATION**

Order Number	Package	Shipping <sup>†</sup>	
NTD65N03R	DPAK-3	75 Units / Rail	
NTD65N03RG	DPAK-3 (Pb-Free)	75 Units / Rail	
NTD65N03RT4	DPAK-3	2500 / Tape & Reel	
NTD65N03RT4G	DPAK-3 (Pb-Free)	2500 / Tape & Reel	
NTD65N03R-1	DPAK-3 Straight Lead	75 Units / Rail	
NTD65N03R-1G	DPAK-3 Straight Lead (Pb-Free)	75 Units / Rail	
NTD65N03R-35	DPAK Straight Lead Trimmed (3.5 ± 0.15 mm)	75 Units / Rail	
NTD65N03R-35G	DPAK Straight Lead Trimmed (3.5 ± 0.15 mm) (Pb-Free)	75 Units / Rail	


<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MECHANICAL CASE OUTLINE





**DATE 15 DEC 2010** 



STYLE 2:

PIN 1. GATE

3

STYLE 6: PIN 1. MT1 2. MT2 3. GATE

2. DRAIN

4. DRAIN

MT2

SOURCE

STYLE 3: PIN 1. ANODE

2. CATHODE

4. CATHODE

3 ANODE

STYLE 7: PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

STYLE 1: PIN 1. BASE

3

STYLE 5: PIN 1. GATE


2. ANODE 3. CATHODE

ANODE

2. COLLECTOR

**EMITTER** 

COLLECTOR



#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ANSI Y14.5M, 1982.
  2. CONTROLLING DIMENSION: INCH.


	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.235	0.245	5.97	6.35
В	0.250	0.265	6.35	6.73
С	0.086	0.094	2.19	2.38
D	0.027	0.035	0.69	0.88
Е	0.018	0.023	0.46	0.58
F	0.037	0.045	0.94	1.14
G	0.090	BSC	2.29	BSC
Н	0.034	0.040	0.87	1.01
J	0.018	0.023	0.46	0.58
K	0.350	0.380	8.89	9.65
R	0.180	0.215	4.45	5.45
S	0.025	0.040	0.63	1.01
٧	0.035	0.050	0.89	1.27
7	0.155		3 93	

### MARKING DIAGRAMS

STYLE 4:
PIN 1. CATHODE
2. ANODE
3. GATE
4. ANODE

YWW

XXXXXXXXX





xxxxxxxx = Device Code
A = Assembly Location
IL = Wafer Lot
Y = Year
WW = Work Week

DOCUMENT NUMBER:	98AON10528D Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	IPAK (DPAK INSERTION M	IPAK (DPAK INSERTION MOUNT)	

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

STYLE 1: PIN 1. BASE


STYLE 5:

2. COLLECTOR 3. EMITTER

4. COLLECTOR

PIN 1. GATE 2. ANODE 3. CATHODE

4. ANODE



STYLE 3: PIN 1. ANODE

STYLE 7:

2. CATHODE 3. ANODE

PIN 1. GATE 2. COLLECTOR

3. EMITTER

COLLECTOR

CATHODE

**DETAIL A** ROTATED 90° CW

STYLE 4: PIN 1. CATHODE 2. ANODE 3. GATE




**DATE 03 JUN 2010** 

#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- 2. CONTROLLING DIMENSION: INCHES.
  3. THERMAL PAD CONTOUR OPTIONAL WITHIN DI-MENSIONS b3, L3 and Z.
  4. DIMENSIONS D AND E DO NOT INCLUDE MOLD
- FLASH, PROTRUSIONS, OR BURRS. MOLD FLASH, PROTRUSIONS, OR GATE BURRS SHALL NOT EXCEED 0.006 INCHES PER SIDE
- DIMENSIONS D AND E ARE DETERMINED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 6. DATUMS A AND B ARE DETERMINED AT DATUM PLANE H.

	INCHES		MILLIN	IETERS
DIM	MIN	MAX	MIN	MAX
Α	0.086	0.094	2.18	2.38
A1	0.000	0.005	0.00	0.13
b	0.025	0.035	0.63	0.89
b2	0.030	0.045	0.76	1.14
b3	0.180	0.215	4.57	5.46
С	0.018	0.024	0.46	0.61
c2	0.018	0.024	0.46	0.61
D	0.235	0.245	5.97	6.22
Е	0.250	0.265	6.35	6.73
е	0.090	BSC	2.29 BSC	
Н	0.370	0.410	9.40	10.41
L	0.055	0.070	1.40	1.78
L1	0.108 REF		2.74	REF
L2	0.020 BSC		0.51 BSC	
L3	0.035	0.050	0.89	1.27
L4		0.040		1.01
Z	0.155		3.93	

## **GENERIC** MARKING DIAGRAM\*



XXXXXX = Device Code Α = Assembly Location L = Wafer Lot ٧ = Year = Work Week WW = Pb-Free Package

# **SOLDERING FOOTPRINT\***

3. GATE


STYLE 2: PIN 1. GATE

STYLE 6:

PIN 1. MT1 2. MT2

2. DRAIN 3. SOURCE

4. DRAIN



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13126D	Electronic versions are uncontrolled except when accessed directly from the Document Repos Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DPAK (SINGLE GAUGE)		PAGE 1 OF 1

ON Semiconductor and un are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others

<sup>\*</sup>This information is generic. Please refer to device data sheet for actual part marking.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales