


MULTIPLE RS-232 DRIVERS AND RECEIVERS

- MEETS AND EXCEEDS THE REQUIREMENTS OF EIA/TIA-232-E AND ITUV.28 STANDARD
- SINGLE CHIP WITH EASY INTERFACE BETWEEN UART AND SERIAL PORT CONNECTOR OF IBM PC/ATTM AND COMPATIBLES
- DESIGNED TO SUPPORT DATA RATES UP TO 120 Kbps



The ST75285 contains six drivers and ten receivers. The pinout matches the DB9S connector design in order to decrease the part count, reduce the board space required and allow easy interconnection of the UART and serial port connector of IBM PC/ATTM and compatibles. The bipolar circuits and processing of the ST75285 provides a rugged low-cost solution for this function at the expense of quiescent power and external passive components relative to the ST75C185.

The ST75285 complies with the requirements of the EIA/TIA 232-E and ITU (remailly CCITT) v.28 standards. These standards are for data interchange between a host computer and



peripheral at signalling rates up to 20k-bits/s. The switching spaeds of the ST75235 are fast enough to support rates up to 120K-bits/s with lower capacitive loads (shorter cables). Interoperability at the higher signalling rates cannot be assured unless the designer has design control of the cable and the interface circuits at the both ends. For interoperability at signalling rates to 120 K-bits/s, use of EIA/ITA-423-B (ITU v.10) and EIA/ITA-422-B (ITU v.11) standards are recommended. It allows space saving in applications where two ST75185 are needed.

ORDERING CODES


Temperative Range	Package	Comments
ৈ to 70 °C	TSSOP38 (Tape & Reel)	2500 parts per reel
	Ringo	?¿ngo Package

December 2002 1/13

PIN DESCRIPTION

PIN N°	SYMBOL	NAME AND FUNCTION
1	V_{DD}	Supply Voltage (+12V)
2	RIN1	First Receiver Input
3	RIN2	Second Receiver Input
4	RIN3	Third Receiver Input
5	TOUT1	First Driver Output
6	TOUT2	Second Driver Output
7	RIN4	Fourth Receiver Input
8	TOUT3	Third Driver Output
9	RIN5	Fifth Receiver Input
10	V _{CC}	Supply Voltage (-12V)
11	RIN6	Sixth Receiver Input
12	TOUT4	Fourth Driver Output
13	RIN7	Seventh Receiver Input
14	TOUT5	Fifth Driver Output
15	TOUT6	Sixth Driver Output
16	RIN8	Eighth Receiver Input
17	RIN9	Nineth Receiver Input
18	RIN10	Tenth Receiver input
19	V _{DD}	Supply Vanage (-12V)
20	V _{SS}	Supply V)trage (+5V)
21	ROUT10	i anth Receiver Ouput
22	ROUT9	Nineth Receiver Ouput
23	ROUT8	Eighth Receiver Ouput
24	TI, '6	Sixth Driver Input
25	TIN5	Fifth Driver Input
26	ROUT7	Seventh Receiver Ouput
27	TIN4	Fourth Driver Input
28	ROUT6	Sixth Receiver Output
29	GND	Ground
30	ROUT5	Fifth Receiver Output
3:	TIN3	Third Driver Input
32	ROUT4	Fourth Receiver Output
33	TIN2	Second Driver Input
34	TIN1	First Driver Input
35	ROUT3	Third Receiver Ouput
36	ROUT2	Second Receiver Ouput
37	ROUT1	First Receiver Ouput
38	V _{SS}	Supply Voltage (+5V)

PIN CONNECTION IEC LOGIC SYMBOL AND LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE

Symbol	: ai anieter	Value	Unit
V_{DD}	Supply Voltage (Ncte 1)	-0.3 to 15	V
V _{SS}	Supply Voltage (Note 1)	0.3 to -15	V
V _{CC}	Supply \'u'tane (\note 1)	-0.3 to 10	V
V _I	Input Vo. age Range (DRIVER)	-15 to 7	V
V _I	יזף ה' 'oltage Range (RECEIVER)	-30 to 30	V
V _O	ΓΟυτρυt Voltage Range (DRIVER)	-15 to 15	V
	Receiver Low Level Output Current	20	mA
T ₹D	Continuous Total Power Dissipation	See dissipation Rating Table	
T _A	Operating Free-Air Tempereature Range	0 to 70	°C
T _{stg}	Storage Temperature Range	-65 to + 150	°C
ESD	Human Body Model	>2	kV
JL	Lead Temperature 1.6mm from case for 10 sec	260	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

NOTE 1: All voltage are with respect to the network ground terminal.

DISSIPATION RATING TABLE

Package	Power Rating	Derating Factor	Power Rating
	at T _A ≤ 25°C	above T _A = 25°C (*)	at T _A ≤ 85°C
TSSOP (T)	1277 mW	10.2 mW/°C	644 mW

^(*) This is the reverse of the traditional junction-case thermal resistance $R_{t\text{J-}\text{C}}$



RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter		Min	Max	Unit
V _{DD}	Supply Voltage		7.5	15	V
V _{SS}	Supply Voltage		-7.5	-15	V
V _{CC}	Supply Voltage		4.5	5.5	V
V _I	Driver Input Voltage		0	V _{CC}	V
la	High Level Output Current	DRIVER		-6	mA
Іон		RECEIVER		-0.5	IIIA
la.	Low Level Output Current DRIVER			6	m ^
l _{OL}	RECEIVER			16	mA
T _A	Operating Free-Air Tempereature		0	70	°C

SUPPLY CURRENTS

Symbol	Danamatan	Test Conditions			Value			l lmi4
Symbol	Parameter	V_{DD}	V _{SS}		Mi:a	Typ.	Max.	Unit
I _{DD}	Supply Current from V _{DD}	9	-9	No load.			22	mΑ
		12	-12	All inputs at	0	11	28	
		15	-15	1.9V		-0/	32	
		9	-9	No kad.		40	9	mA
		12	-12	Aii inputs at			11	
		15	-15	0.8V	0		12	
I _{SS}	Supply Current from V _{SS}	9	-0	No load.	O		-22	mΑ
		12	-12	All inputs at			-28	
		45	-15	1.9V			-32	
	C)	9	-9	No load.			-6.4	mΑ
	41/0	12	-12	All inputs at			-6.4	
	0,0	15	-15	V8.0			-6.4	
I _{CC}	Supply Current vor. 1 V _{CC}	Nol	oad. All inp V _{CC} = 5	outs at 5V SV			60	mA

DRIVER ELECTRICAL CHARACTERISTICS OVER OPERATING FREE-AIR TEMPERATURE **RANC5** ($V_{DD} = 9V$, $V_{SS} = -9V$, $V_{CC} = 5V$, unless otherwise specified)

S /mbol	Parameter	Test Conditions	Value			11!4
3/IIIboi	Parameter	rest Conditions	Min.	Тур.	Max.	Unit
V _{OH}	High Level Output Voltage	$V_{IL} = 0.8 \text{ V } R_L = 3K\Omega \text{ (See Figure 1)}$	6	7.5		V
V _{OL}	Low Level Output Voltage (Note 3)	$V_{IH} = 1.9 \text{ V } R_L = 3K\Omega \text{ (See Figure 1)}$		-7.5	-6	V
ΠH	High Level Input Current	V _I = 5 V (See Figure 2)			10	μΑ
I _{IL}	Low Level Input Current	V _I = 0 V (See Figure 2)			-1.6	mA
I _{OS(H)}	High Level Short Circuit Output Current (Note 4)	$V_{IL} = 0.8 \text{ V}$ $V_O = 0 \text{ V}$ (See Figure 1)	-4.5	-12	-19.5	mA
I _{OS(L)}	Low Level Short Circuit Output Current	$V_{IH} = 2 V$ $V_O = 0 V$ (See Figure 1)	4.5	12	19.5	mA
R _O	Output Resistance	$V_{DD} = V_{SS} = V_{CC} = 0 V$ $V_{O} = -2 \text{ to } 2 \text{ V (Note 5)}$	300			Ω

NOTE 3: The algebraic convention, where the more positive (less negative) limits designated as maximum, is used in this datasheet for logic levels only (e.g. if - 10V is a maximum, the typical value is a more negative voltage).

NOTE 4: Output short circuit conditions must maintain the total power dissipation below absolute maximum ratings.

NOTE 5: Test conditions are those specified by EIA-232-E and as listed above.

47/ 4/13

DRIVER SWITCHING CHARACTERISTICS ($V_{DD} = 12V$, $V_{SS} = -12V$, $V_{CC} = 5V$, $T_A = 25$ °C)

Symbol	Parameter	Test Conditions	Value			Unit
Symbol	Symbol Parameter Test Conditions		Min.	Тур.	Max.	Offic
t _{PLH}	Propagation Delay Time, Low to High Level Output	$R_L = 3 \text{ to } 7 \text{ K}\Omega$ $C_L = 15 \text{ pF}$ (See Figure 3, 4)		200	400	ns
t _{PHL}	Propagation Delay Time, High to Low Level Output	$R_L = 3 \text{ to } 7 \text{ K}\Omega$ $C_L = 15 \text{ pF}$ (See Figure 3, 4)		50	100	ns
t _{TLH}	Transition Time Low to High Level Output	$R_L = 3 \text{ to } 7 \text{ K}\Omega$ $C_L = 15 \text{ pF}$ (See Figure 3, 4)		60	100	ns
		$R_L = 3 \text{ to } 7 \text{ K}\Omega$ $C_L = 2500 \text{ pF}$ (Note 6, See Figure 3, 4)		1.7	2.5	μs
t _{THL}	Transition Time High to Low Level Output	$R_L = 3 \text{ to } 7 \text{ K}\Omega$ $C_L = 15 \text{ pF}$ (See Figure 3, 4)		50	100	ns
		$R_L = 3 \text{ to } 7 \text{ K}\Omega$ $C_L = 2500 \text{ pF}$ (Note 6, See Figure 3, 4)		1.5	2.5	μs

NOTE 6: Measured between -3V and 3V points of output waveform (EIA-232-E conditions), all unused inputs are tied.

RECEIVER ELECTRICAL CHARACTERISTICS OVER OPERATING CUMDITIONS

Symbol	Parameter	Test Conditions	Value			Unit	
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	J Oille	
V _{T+}	Positive Going Threshold Voltage	(See Figure 6)	0//	2.2	2.4	V	
V _{T-}	Negative Going Threshold Voltage	T _A = 25°C (See Figure 6)	0.75	0.97		V	
V _{hys}	Input Hysteresis (V _{T+} - V _{T-})		0.5			V	
V _{OH}	High Level Output Voltage	$V_{OH} = -0.5 \text{mA}$ $V_{IH} = 0.75 \text{ V}$	2.6	4	5	V	
	. (5	Inputs Open	2.6				
V _{OL}	Low Level Output Voltage	$V_I = 3 V$ $I_{OL} = 10 \text{ mA}$		0.2	0.45	V	
I _{IH}	High Level Input Curreาเ	V _I = 25 V (See Figure 6)	3.6		8.3	mA	
	100	V _I = 3 V (See Figure 6)	0.43				
I _{IL}	Low Leve' Inr ut Current	V _I = -25 V (See Figure 6)	-3.6		-8.3	mA	
	Cili	V _I = -3 V (See Figure 6)	-0.43				
Ios	Sho.t-Circuit Output Current	V _I = 0 V V _O = 0 V		-3.4	-12	mA	
		(See Figure 5)					

All 'ypic $^{-1}$ ', alues are at TA = 25 $^{\circ}$ C, VCC = 5V, VDD = 9V and VSS=-9V

RECEIVER SWITCHING CHARACTERISTICS (V_{DD} = 12V, V_{SS} = -12V, V_{CC} = 5V T_A = 25°C)

Symbol Parameter		Test Conditions	Value			Unit
Symbol	Farameter	ameter rest conditions	Min.	Тур.	Max.	Offic
t _{PLH}	Propagation Delay Time Low to High Level Output	$R_L = 5 \text{ K}\Omega$ $C_L = 50 \text{ pF}$ (See Figure 6)		200	500	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	$R_L = 5 \text{ K}\Omega$ $C_L = 50 \text{ pF}$ (See Figure 6)		60	120	ns
t _{TLH}	Transition Time Low to High Level Output	$R_L = 5 \text{ K}\Omega$ $C_L = 50 \text{ pF}$ (See Figure 6)		200	525	ns
t _{THL}	Transition Time High to Low Level Output	$R_L = 5 \text{ K}\Omega$ $C_L = 50 \text{ pF}$ (See Figure 6)		20	60	ns

Figure 1 : Driver Test Circuit for $V_{OH},\,I_{SO(H)}$ and $I_{SO(L)}$




Figure 2 : Driver Test Circuit for $\rm I_{IH}$ and $\rm I_{IL}$




Figure 3 : Driver Fest Circuit




Figure 4 : Driver Voltage Waveforms




Figure 5 : Receiver Test Circuit for I_{OS}




Figure 5: Receiver Test Circuit for V_T , V_{OH} , V_{OL}




Figure 7: Receiver Test Circuit





Figure 8 : Receiver Voltage Waveforms



NOTE A: The pt 'se generator has the following characteristics: t_W = 25 μ s, PRR = 20KHz, Z_O = 50 Ω , t_r = t_f < 50ns NOTE B: C_L inc 'uc'es probe and jig capacitance.

47/ 8/13

Figure 9: Driver Voltage Transfer Characteristics




Figure 10 : Driver Short Circuit Output Current vs Free-Air Temperature




Figure 11: Receiver Threshold vs Supply Voltage




Figure 12: Driver Output Current vs Output Voltage




Figure 13 : Driver Output Slew Rate vs Load Capacitance






Figure 14: Receiver Threshold vs Temperature




APPLICATION INFORMATION: DIODES ON POWER SUPPLY

Diodes placed in series with the VDD and VSS leads protect the ST75185 in the fault condition in which the devices output are shorted to ±15V and the power supplies are at low state and provide low-impedance path to ground (see Figure below).




TSSOP38 MECHANICAL DATA

DIM.		mm.			inch			
DIW.	MIN.	TYP	MAX.	MIN.	TYP.	MAX.		
А			1.2			0.047		
A1	0.05		0.15	0.002		0.006		
A2	0.8	1	1.05	0.031	0.039	0.041		
b	0.17		0.27	0.0067		0.011		
С	0.09		0.20	0.0035	401	0.0079		
D	9.6	9.7	9.8	0.378	0.i8i	0.385		
E	6.2	6.4	6.6	0.244	0.252	0.260		
E1	4.3	4.4	4.5	0 160	0.173	0.177		
е		0.5	-\n^c	0	0.0197			
K	0°		8.	0°		8°		
L	0.50	0.6	0.75	0.020	0.023	0.030		



DIM.	mm.			inch		
	MIN.	TYP	MAX.	MIN.	TYP.	MAX.
Α			330			12.992
С	12.8		13.2	0.504		0.519
D	20.2			0.795		
N	60			2.362		16)
Т			22.4			0.682
Ao	6.8		7	0.268	AU!	0.276
Во	10.1		10.3	0.398	1100	0.406
Ko	1.7		1.9	0.067		0.075
Po	3.9		4.1	0.122		0.161
Р	11.9		12.1	0.468		0.476



Obsolete Product(s). Obsolete Product(s) Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© 2002 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

© The ST logo is a registered trademark of STMicroelectronics

Australia - Brazil - Canada - China - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom - United States.

© http://www.st.com

57