# XR77103-G1R2



# 3-Output PMIC for MaxLinear G.hn Solutions

**Data Sheet** 

August 30, 2022

### Description

The <u>XR77103-G1R2</u> universal PMIC features three 2A capable<sup>(1)</sup>, high-efficiency synchronous buck regulators with integrated power switches. They can operate in 5V, 9V and 12V powered systems with minimal required external components, thus providing the smallest size solution possible.

The output voltages are pre-programmed to 1.1V, 1.5V, and 3.3V. With a nominal switching frequency of 1.14MHz, the regulators can also be synchronized to an external clock in applications where EMI control is critical.

XR77103-G1R2 features a supervisor circuit that monitors each converter output. The PGOOD pin is asserted once sequencing is done, outputs are reported in regulation, and the reset timer expires. The polarity of the signal is active high.

1. Subject to OCP setting.

#### FEATURES

- 4.5V to 14V wide input supply voltage range
- Built-in MOSFET and synchronous rectifier
- High accuracy 0.8V reference (1%)
- Current-mode control with simple compensation circuit
- External synchronization
- Power good
- Protection
  - Thermal shutdown
  - Overvoltage transient protection
  - Overcurrent protection
- 32-pin 4mm x 4mm TQFN package

#### APPLICATIONS

MaxLinear G.hn

Ordering Information - back page

# **Typical Application**



Figure 1. Typical Application



### **Absolute Maximum Ratings**

These are stress ratings only and functional operation of the device at these ratings or any other above those indicated in the operation sections of the specifications below is not implied. Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. Exposure to any absolute maximum rating condition for extended periods may affect device reliability and lifetime.

$V_{\text{IN1}},V_{\text{IN2}},V_{\text{IN3}},\text{LX1},\text{LX2},\text{LX3}$ -0.3V to 18V
EN, V <sub>CC</sub> 0.3V to 7V
PGOOD, SYNC, VOUT#0.3V to 7V
BST# to LX#0.3V to 7V
AGND, DGND to GND0.3V to 0.3V
Storage temperature65°C to 150°C
Junction temperature 150°C
Power dissipation Internally Limited
Lead temperature (soldering, 10 seconds) 260°C
CDM
ESD rating (HBM – human body model) 2kV

### **Operating Conditions**

V <sub>IN</sub> 4.5V to 14V
$V_{CC}$ 4.5V to 5.5V
LX#0.3V to $14V^{\scriptscriptstyle (1)}$
Junction temperature range (T <sub>J</sub> )40°C to $125^{\circ}C$
XR77103 package power dissipation max at 25°C 3.4W
XR77103 thermal resistance $\theta_{JA}30^\circ\text{C/W}$
NOTE: 1. LX# pins' DC range is from -0.3V, transient -1V for less than 10ns.

### **Electrical Characteristics**

 $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $EN = V_{CC}$ ,  $f_{SW} = 1$ MHz, unless otherwise specified. Limits applying over the full operating temperature range are denoted by a •.

Symbol	Parameter	Conditions	•	Min	Тур	Max	Units
Power Supply C	haracteristics						
V <sub>IN</sub>	Input voltage range		•	5.5		14	V
V <sub>IN</sub>	Input voltage range	V <sub>CC</sub> tied to V <sub>IN</sub>	•	4.5		5.5	V
V <sub>UVLO</sub>	UVLO threshold	V <sub>IN</sub> rising/falling			4.22/4.1		V
UVLODEGLITCH	UVLO deglitch	Rising/falling			110		μs
I <sub>VIN</sub>		EN = GND			250		μA
I <sub>VINQ</sub>	<ul> <li>V<sub>IN</sub> supply current</li> </ul>	EN = high, no load			2.6		mA
Internal Supply	Voltage						
V <sub>CC</sub>	Internal biasing supply	I <sub>LOAD</sub> = 0mA	•	4.9	5	5.1	V
Ivcc	Internal biasing supply current	V <sub>IN</sub> = 12V	•			10	mA
V <sub>UVLO</sub> UV		V <sub>CC</sub> rising			3.8		V
	UVLO threshold for V <sub>CC</sub>	V <sub>CC</sub> falling			3.6		V
UVLODEGLITCH	UVLO deglitch for V <sub>CC</sub>	Falling edge			110		μs

### **Electrical Characteristics (Continued)**

 $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $EN = V_{CC}$ ,  $f_{SW} = 1$ MHz, unless otherwise specified. Limits applying over the full operating temperature range are denoted by a •.

Symbol	Parameter	Conditions	•	Min	Тур	Max	Units
Protections							
T <sub>SD</sub>	Thermal shutdown temperature	Temperature rising, Non-latch off.			160		°C
HY <sub>TSD</sub>	Thermal shutdown hysteresis	$T_{SD}$ release threshold, temperature = $T_{SD}$ - HY <sub>TSD</sub>			20		°C
T <sub>SD_DEGLITCH</sub>	Thermal shutdown deglitch				110		μs
Maria and	Threshold voltage for buck	Output rising (HS FET will be forced off)			109		%
VOVBUCK	overvoltage	Output falling (HS FET will be allowed to switch)			107		%
Buck Converte	r						
f <sub>SW</sub>	Switching frequency				1.14		MHz
t <sub>SS</sub>	Soft-start period				0.83		ms
I <sub>LIMx</sub>	Peak inductor current limit accuracy	Peak inductor current limit set at 2.5A for $V_{OUT1},$ and 2A for $V_{OUT2}$ and $V_{OUT3}$		-30		+30	%
R <sub>ON_HSx</sub>	HS switch on-resistance	V <sub>IN</sub> = 12V			200		mΩ
R <sub>ON_LS1</sub>	LS switch on-resistance of Buck1	V <sub>IN</sub> = 12V			60		mΩ
R <sub>ON_LS2/3</sub>	LS switch on-resistance of Buck2/3	V <sub>IN</sub> = 12V			80		mΩ
I <sub>Ox</sub>	Output current capability	Continuous loading <sup>(1)</sup>			2		A
D <sub>MAX</sub>	Maximum duty cycle				95		%
t <sub>ON MIN</sub>	Minimum on time				120		ns
		$V_{INX} = 5.5V$ to 14V, $I_{OX} = 1A$			0.5		%/V
	Line regulation $(\Delta V_{OX}/V_{OX})/\Delta V_{INX}$	$V_{INX} = 4.5V$ to 5.5V, $I_{OX} = 1A$			0.5		%/V
	Load regulation ( $\Delta V_{OX}/V_{OX}$ )	$I_{OX} = 10\%$ to 90% of $I_{O(MAX)}$			0.5		%
		V <sub>IN</sub> = 12V		-1	Normal	1	%
		V <sub>IN</sub> = 5V		-1	Normal	1	%
	Output voltage accuracy	$5.5V \le V_{IN} \le 14V$	•	-2	Normal	2	%
		$4.5V \le V_{IN} \le 5.5V$	•	-2	Normal	2	%
SYNCFREQ	Synchronization frequency			1.2			MHz
SYNC <sub>D_MIN</sub>	Synchronization signal minimum duty cycle		•	40			%
SYNC <sub>D_MAX</sub>	Synchronization signal maximum duty cycle		•			60	%

### NOTE:

1. Subject to thermal derating and current limit setting. Design must not exceed the package thermal rating.

# **Electrical Characteristics (Continued)**

 $T_A = 25^{\circ}C$ ,  $V_{IN} = 12V$ ,  $EN = V_{CC}$ ,  $f_{SW} = 1$ MHz, unless otherwise specified. Limits applying over the full operating temperature range are denoted by a •.

Symbol	Parameter	Conditions	•	Min	Тур	Max	Units
Power Good R	eset Generator						
VUVBUCK	Threshold voltage for buck	Output falling, (disabled after t <sub>ON_HICCUP</sub> )			85		%
010001	under voltage	Output rising, (PG will be asserted)			90		
tpg_deglitch	Deglitch time	Rising and falling			11		ms
t <sub>ON_HICCUP</sub>	Hiccup mode on time	V <sub>UVBUCKX</sub> asserted			12		ms
<sup>t</sup> OFF_HICCUP	Hiccup mode off time	Once t <sub>OFF_HICCUP</sub> elapses, all converters will start up again			15		ms
t <sub>RP</sub>	Minimum reset period				1		s
	PGOOD output low	I <sub>SINK</sub> = 1mA	•			0.4	V
Input Threshole	d (SYNC, EN)				·	·	
V <sub>IH</sub>	Input threshold high	V <sub>INPUT</sub> rising	•	2.53			V
V <sub>IL</sub>	Input threshold low	V <sub>INPUT</sub> falling	•			1.36	V

# **Pin Configuration**





# **Pin Functions**

Pin Number	Pin Name	Description			
1	VOUT3	Buck 3 feedback pin.			
2	COMP3	ompensation pin for Buck 3. Connect a series RC circuit to this pin for compensation.			
3	NC	No connect.			
4	VIN	IC supply pin. Connect a capacitor as close as possible to this pin.			
5	GND	Ground.			
6	VCC	Internal supply. Connect a ceramic capacitor from this pin to ground.			
7	COMP1	Compensation pin for Buck 1. Connect a series RC circuit to this pin for compensation.			
8	VOUT1	Buck 1 feedback pin.			
9	BST1	Bootstrap capacitor for Buck 1. Connect a bootstrap capacitor from this pin to LX1.			
10	VIN1	Input supply for Buck 1. Connect a capacitor as close as possible to this pin.			
11	LX1	Switching node for Buck 1.			
12	LX1	Switching node for Buck 1.			
13	LX2	Switching node for Buck 2.			
14	LX2	Switching node for Buck 2.			
15	VIN2	Input supply for Buck 2. Connect a capacitor as close as possible to this pin.			
16	BST2	Bootstrap capacitor for Buck 2. Connect a bootstrap capacitor from this pin to LX2.			
17	VOUT2	Buck 2 feedback pin.			
18	COMP2	Compensation pin for Buck 2. Connect a series RC circuit to this pin for compensation.			
19	DGND	Digital ground.			
20	NC	No connect.			



# Pin Functions (Continued)

Pin Number	Pin Name	Description	
21	NC	No connect.	
22	NC	No connect.	
23	NC	No connect.	
24	PGOOD	Power good output. Open drain output asserted after all converters are sequenced and within regulation.	
25	SYNC	External clock input pin. Connect to signal ground when unused.	
26	EN	Enable control input. Set EN high to enable converters.	
27	AGND	Analog ground.	
28	VIN	IC supply pin. Connect a capacitor as close as possible to this pin.	
29	LX3	Switching node for Buck 3.	
30	LX3	Switching node for Buck 3.	
31	VIN3	Input supply for Buck 3. Connect a capacitor as close as possible to this pin.	
32	BST3	Bootstrap capacitor for Buck 3. Connect a bootstrap capacitor from this pin to LX3.	
-	E-PAD	Connect to power ground.	

1.0

# **Typical Performance Characteristics**

All data taken at  $f_{SW}$  = 1.14MHz,  $T_A$  = 25°C, no airflow, unless otherwise specified.



# **Typical Performance Characteristics (Continued)**

All data taken at  $f_{SW}$  = 1.14MHz,  $T_A$  = 25°C, no airflow, unless otherwise specified.



Figure 11.  $5V_{\text{IN}},\,3.3V_{\text{OUT}}$  Transient Response, 0.1A to 0.5A

Figure 12. Efficiency Channel 3,

5V<sub>IN</sub> 3.3V<sub>OUT</sub>





# **Typical Performance Characteristics (Continued)**



 $f_{SW}$  = 1.14MHz,  $T_A$  = 25°C, no airflow, only individual channel operating; inductor losses are included.



# **Functional Block Diagram**



Figure 17. Functional Block Diagram

### **Applications Information**

#### Operation

XR77103-G1R2 is a power management IC with three step-down buck converters. Both high-side and low-side MOSFETs are integrated to provide fully synchronous conversion with higher efficiency. XR77103-G1R2 can support a 4.5V to 14V input supply, high load current, and 1.14MHz clocking. The SYNC pin also provides a means to synchronize the power converter to an external signal. Input ripple is reduced by operation 180 degrees out-of-phase among converters. All three buck converters have peak current mode control which simplifies external frequency compensation. Buck converters 1, 2, and 3 have nominal peak inductor current limit of 2.5A, 2A, and 2A respectively. The device has a power good comparator monitoring the output voltage. Soft-start for each converter is 0.83ms. All outputs start up once the EN pin is set high.

#### Minimum On-Time t<sub>ON (min)</sub> Considerations

The XR77103 can regulate with pulse widths as low as 95ns. However, to ensure sufficent control range, the design must use 120ns as the minimum on-time as stated in the electrical table. Failure to meet this condition can result in overcharging of the output and  $V_{OUT}$  not meeting specification.

#### **Output Voltage Setting**

Output voltage is pre-programmed to  $V_{OUT1} = 1.1V$ ,  $V_{OUT2} = 1.5V$ , and  $V_{OUT3} = 3.3V$ .

#### Frequency Compensation

In order to properly frequency compensate the device, the following component selection is recommended:

V <sub>IN</sub> (V)	V <sub>OUT</sub> (V)	L (µH)	C <sub>OUT</sub> (µF)	R <sub>COMP</sub> (kΩ)	C <sub>COMP</sub> (nF)
5.0	1.0	1.5	22 x 3	20	2.2
5.0	1.2	1.5	22 x 3	20	2.2
5.0	1.5	1.5	22 x 2	20	4.7
12/5.0	1.8	1.5	22 x 2	20	4.7
12/5.0	2.5	3.3	22 x 1	20	4.7
12/5.0	3.3	3.3	22 x 1	20	4.7
12	5.0	3.3	22 x 1	20	4.7

#### Synchronization

The status of the SYNC pin will be ignored during startup and the XR77103-G1R2's control will only synchronize to an external signal after the PGOOD signal is asserted. When synchronization is applied, the sync pulse frequency must be higher than the PWM oscillator frequency (1.2MHz) to allow the external signal to trump the oscillator pulse reliably. When synchronization is not applied, the SYNC pin should be connected to the signal ground. Although the device can lock to an external clock running up to 2.31MHz, doing this will alter the timing characteristics and degrade thermal performance.

#### **Out-of-Phase Operation**

Channels 1 and 3 operate in phase while channel 2 operates 180 degrees out-of-phase with the other two converters (see Figure 28). This enables the system, having less input ripple, to lower component cost, save board space, and reduce EMI.



Figure 18. Out-of-Phase Operation

#### Power Good

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. The PGOOD is pulled up when all three buck converters' outputs are more than 90% of their nominal output voltage and the PGOOD reset timer expires. The polarity of the PGOOD is active high. The PGOOD reset time is 1s.

#### **Thermal Design**

Proper thermal design is critical in controlling device temperatures and in achieving robust designs. There are a number of factors that affect the thermal performance. One key factor is the temperature rise of the devices in the package, which is a function of the thermal resistances of the devices inside the package and the power being dissipated.

The thermal resistance of the XR77103-G1R2 (30°C/W) is specified in the Operating Conditions section of this datasheet. The  $\theta_{JA}$  thermal resistance specification is based on the XR77103-G1R2 evaluation board operating without forced airflow. Since the actual board design in the final application will be different, the thermal resistances in the final design may be different from those specified.

The package thermal derating and power loss curves are shown in Figures 20 through 26. These correspond to input voltages of 12V and 5V.



### **Applications Information (Continued)**

#### Layout Guidelines

Proper PCB layout is crucial in order to obtain good thermal and electrical performance.

For thermal considerations, it is essential to use a number of thermal vias to connect the central thermal pad to the ground layer(s).

In order to achieve good electrical and noise performance, the following steps are recommended:

- Place the output inductor close to the LX pins and minimize the area of the connection. Doing this on the top layer is advisable.
- Connect the central thermal pad to the power ground connections to as many layers as possible.
- The output filtering capacitor and the input filtering capacitor shall share the same power ground connection. Connection to the signal ground plane shall be done with vias placed at the output filtering capacitors.
- Minimize AC current loops formed by input filtering capacitors, output filtering capacitors, output inductors, and the regulator pins.
- Connect the GND, AGND, DGND pins to the signal ground plane.
- Place compensation networks close to the pins and reference them to the signal ground.
- Place the V<sub>CC</sub> bypass capacitor close to the pin.

# **Applications Information (Continued)**

### **Typical Applications**



Figure 19. Typical Applications Schematic



### **Mechanical Dimensions**





DIM	MIN	NOM	МАХ
А	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	(	0.203Re <sup>.</sup>	f
b	0.15	0.20	0.25
D	۷	1.00 BS	0
E	۷	1.00 BS	0
е	C	0.40 BS	0
D2	2.65	2.70	2.75
E2	2.65	2.70	2.75
L	0.30	0.35	0.40
К	0.20	-	-
aaa		0.10	
bbb		0.10	
ccc		0.10	
ddd		0.05	
eee	0.08		
fff		0.10	
Ν		32	

#### TERMINAL DETAILS

- ALL DIMENSIONS ARE IN MILLIMETERS, ANGLES ARE IN DEGREES.
- DIMENSIONS AND TOLERANCE PER JEDEC MO-220.

Drawing No.: POD-00000079

Revision: C



# **Recommended Land Pattern and Stencil**



Drawing No.: POD-00000079 Revision: C



### **Order Information**

Part Number	Operating Temperature Range	Lead-Free	Package	Packaging Quantity	
XR77103ELBTR-G1R2 $-40^{\circ}C \le T_{J} \le 125^{\circ}C$		Yes	32-pin, 4mm x 4mm TQFN package	Tape and Reel	
XR77103ELBTR-G1R2-EVK G.hn	XR77103-G1R2 evaluation board				

**NOTE:** For more information about part numbers, as well as the most up-to-date ordering information and additional information on environmental rating, go to <a href="http://www.maxlinear.com/XR77103-G1R2">www.maxlinear.com/XR77103-G1R2</a>.

### **Revision History**

Revision	Date	Description	
1A	10/15/19	Initial Release	
1B	8/30/22	<ul> <li>Updated:</li> <li>Throughout the document, "VFB1", "VFB2", and "VFB3" occurrences replaced with "VOUT1", "VOUT2", and "VOUT3", respectively.</li> <li>In "Absolute Maximum Ratings" section, "PGOOD, SYNC" replaced with "PGOOD, SYNC, VOUT#".</li> <li>In "Order Information" table, "XR77103EVB-G1R2" part number replaced with "XR77103ELBTR-G1R2-EVK G.hn".</li> </ul>	



Corporate Headquarters: 5966 La Place Court, Suite 100 Carlsbad, CA 92008 Tel.: +1 (760) 692-0711 Fax: +1 (760) 444-8598 www.maxlinear.com

The content of this document is furnished for informational use only, is subject to change without notice, and should not be construed as a commitment by MaxLinear, Inc.. MaxLinear, Inc. assumes no responsibility or liability for any errors or inaccuracies that may appear in the informational content contained in this guide. Complying with all applicable copyright laws is the responsibility of the user. Without limiting the rights under copyright, no part of this document may be reproduced into, stored in, or introduced into a retrieval system, or transmitted in any form or by any means (electronic, mechanical, photocopying, recording, or otherwise), or for any purpose, without the express written permission of MaxLinear, Inc.

Maxlinear, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless MaxLinear, Inc. receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of MaxLinear, Inc. is adequately protected under the circumstances.

MaxLinear, the MaxLinear logo, any MaxLinear trademarks (MxL, Full-Spectrum Capture, FSC, G.now, AirPHY, Puma, and AnyWAN), and the MaxLinear logo on the products sold are all property of MaxLinear, Inc. or one of MaxLinear's subsidiaries in the U.S.A. and other countries. All rights reserved. Other company trademarks and product names appearing herein are the property of their respective owners.

© 2022 MaxLinear, Inc. All rights reserved.