# MP62180/MP62181

# 3.3V/5V, Single-Channel 2A

### **Current-Limited Power Distribution Switch**

### **DESCRIPTION**

The MP62180/MP62181 Power Distribution Switch features internal current limiting to prevent damage to host devices due to faulty load conditions. The MP62180/MP62181 operates from a 3.3V or 5V nominal input voltage and includes an  $85m\Omega$  Power MOSFET to handle up to 2A continuous load with a 2.8A typical current limit. The MP62180/MP62181 has built-in protection for both over current and increased thermal stress. For over-current protection (OCP), the device will limit the current by going into a constant current mode.

When continuous output overload condition exceeds power dissipation of the package, the thermal protection will shut the part off. The device will recover once the device temperature reduces to approx 120°C.

The MP62180/MP62181 is available in QFN8E, MSOP8E and SOIC8 packages.

### **FEATURES**


- 2A Continuous Current
- 2.8A accurate Current Limit
- 2.7V to 5.5V Supply Range
- 90uA Quiescent Current
- 75mΩ MOSFET
- Thermal-Shutdown Protection
- Under-Voltage Lockout
- 8ms FLAG Deglitch Time
- No FLAG Glitch During Power Up
- Reverse Current Blocking
- Active High & Active Low Options

### **APPLICATIONS**

- Smartphone and PDA
- Portable GPS Device
- Notebook PC
- Set-top-box
- Telecom and Network Systems
- PC Card Hot Swap
- USB Power Distribution

"MPS" and "The Future of Analog IC Technology" are Registered Trademarks of Monolithic Power Systems, Inc.

### TYPICAL APPLICATION



SINGLE-CHANNEL
\* EN is active high for MP62181




### ORDERING INFORMATION

| Part Number | Enable         | Switch | Maximum<br>Continuous<br>Load Current | Typical Short-<br>Circuit Current<br>@ T <sub>A</sub> =25C | Package              | Top<br>Marking | Free Air<br>Temperature (T <sub>A</sub> ) |
|-------------|----------------|--------|---------------------------------------|--|----------------------|----------------|---|
| MP62180DS   |                |        |                                       |  | SOIC8                | 62180DS        |   |
| MP62180DD   | Active<br>Low  |        | 2A                                    | 2.8A   | QFN8E<br>(2mm x 3mm) | 62180DD        |   |
| MP62180DH   |                | Single |                                       |  | MSOP8E               | 62180DH        | –40°C to +85°C                            |
| MP62181DS   |                | Э      |                                       |  | SOIC8                | 62181DS        | <del>-10</del> 0 to 105 0                 |
| MP62181DD   | Active<br>High |        |                                       |  | QFN8E<br>(2mm x 3mm) | 62181DD        |   |
| MP62181DH   |                |        |                                       |  | MSOP8E               | 62181DH        |   |

\* For Tape & Reel, add suffix –Z (e.g. MP62180DH–Z). For RoHS Compliant Packaging, add suffix –LF (e.g. MP62180DH–L)

### PACKAGE REFERENCE



# **ABSOLUTE MAXIMUM RATINGS (1)**

| IN                           | 0.3V to +6.0V                |
|------------------------------|------------------------------|
| EN, FLAG, OUT to GND         | 0.3V to +6.0V                |
| Continuous Power Dissipation | $(T_A = +25^{\circ}C)^{(2)}$ |
| MSOP8E                       | 2.3W                         |
| QFN8E (2mm x 3mm)            | 2.3W                         |
| SOIC8                        | 1.4W                         |
| Junction Temperature         | 150°C                        |
| Lead Temperature             | 260°C                        |
| Storage Temperature          | -65°C to +150°C              |
| Operating Temperature        | 40°C to +85°C                |

| Thermal Resistance <sup>(3)</sup> | $oldsymbol{	heta}_{JA}$ | $oldsymbol{	heta}_{JC}$ |
|-----------------------------------|-------------------------|-------------------------|
| MSOP8E                            | 55                      | 12 °C/W                 |
| QFN8E (2mm x 3mm)                 | 55                      | 12 °C/W                 |
| SOIC8                             | 90                      | 42 °C/W                 |

### Notes

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature T<sub>J</sub>(MAX), the junction-to-ambient thermal resistance θ<sub>JA</sub>, and the ambient temperature T<sub>A</sub>. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P<sub>D</sub>(MAX)=(T<sub>J</sub>(MAX)-T<sub>A</sub>)/θ<sub>JA</sub>. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) Measured on JESD51-7, 4-layer PCB.



# **ELECTRICAL CHARACTERISTICS (4)**

 $V_{IN}=5V$ ,  $T_A=+25$ °C, unless otherwise noted.

| Parameter   | Condition  |                      | Min  | Тур | Max  | Units |
|---|--|----------------------|------|-----|------|-------|
| IN Voltage Range  |  |                      | 2.7  |     | 5.5  | V     |
| Supply Current  | Device Active, I <sub>OUT</sub> =0                             |                      |      | 90  | 120  | μΑ    |
| Shutdown Current  | Device Disable, V <sub>OUT</sub> =float, V <sub>IN</sub> =5.5V |                      |      | 1   |      | μΑ    |
| Off Switch Leakage                                      | Device Disable, V <sub>IN</sub> =5.5V                          |                      |      | 1   |      | μA    |
| Current Limit   |  |                      | 2.1  | 2.8 | 3.5  | Α     |
| Trip Current  | Current Ramp (slew rate≤100A/s) on Output                      |                      |      | 3.1 | 4    | Α     |
| Under-voltage Lockout                                   | Rising Edge  |                      | 1.95 |     | 2.65 | V     |
| Under-voltage Hysteresis                                | -  |                      |      | 250 |      | mV    |
|   | I <sub>OUT</sub> =100mA (-40°C≤ T <sub>A</sub> ≤85°C)          | MSOP8E               |      | 75  | 120  | mΩ    |
| FET On Resistance                                       |  | QFN8E<br>(2mm x 3mm) |      | 75  | 120  | mΩ    |
| ENI (I I I I I I I I I I I I I I I I I I                |  | SOIC8                | _    | 85  | 130  | mΩ    |
| EN Input Logic High Voltage                             |  |                      | 2    |     |      | V     |
| EN Input Logic Low Voltage                              |  |                      |      |     | 0.8  | V     |
| FLAG Output Logic Low Voltage                           | I <sub>SINK</sub> =5mA   |                      |      |     | 0.4  | V     |
| FLAG Output High Leakage<br>Current                     | V <sub>IN</sub> =V <sub>FLAG</sub> =5.5V                       |                      |      |     | 1    | μA    |
| Thermal Shutdown  |  |                      |      | 140 |      | °C    |
| Thermal Shutdown Hysteresis                             |  |                      |      | 20  |      | °C    |
| V <sub>OUT</sub> Rising Time, Tr <sup>(5)</sup>         | $V_{IN}$ =5.5V, $C_L$ =1uF, $R_L$ =5 $\Omega$                  |                      |      | 0.9 |      | ms    |
| Tool rasing rime, 11                                    | $V_{IN}$ =2.7V, $C_L$ =1uF, $R_L$ =5 $\Omega$                  |                      |      | 1.7 |      | ms    |
| <b>V</b> <sub>OUT</sub> Falling Time, Tf <sup>(6)</sup> | $V_{IN}$ =5.5V, $C_L$ =1uF, $R_L$ =5 $\Omega$                  |                      |      |     | 0.5  | ms    |
|   | $V_{IN}$ =2.7V, $C_L$ =1uF, $R_L$ =5 $\Omega$                  |                      |      |     | 0.5  | ms    |
| Turn On Time, Ton (7)                                   | $C_L=100\mu F, R_L=5\Omega$                                    |                      |      |     | 3    | ms    |
| Turn Off Time, Toff (8)                                 | $C_L=100\mu F, R_L=5\Omega$                                    |                      |      |     | 10   | ms    |
| FLAG Deglitch Time                                      |  |                      | 4    | 8   | 15   | ms    |
| EN Input Leakage  |  |                      | -1   |     |      | μA    |
| Reverse Leakage Current                                 | OUT=5.5V, IN=GND   |                      |      | 0.2 |      | μΑ    |

- 4) Production test at +25°C. Specifications over the temperature range are guaranteed by design and characterization.
   5) Measured from 10% to 90%.


- Measured from 90% to 10%.
  Measured from (50%) EN signal to (90%) output signal.
- 8) Measured from (50%) EN signal to (10%) output signal.



### **PIN FUNCTIONS**

| Pin #<br>SOIC8 | Pin #<br>MSOP8E | Pin #<br>QFN8E | Name | Description   |
|----------------|-----------------|----------------|------|---|
| 1              | 1               | 1              | GND  | Ground.   |
| 2, 3           | 2, 3            | 2, 3           | IN   | Input Voltage. Accepts 2.7V to 5.5V input.                  |
| 4              | 4               | 4              | EN   | Active Low: (MP62180), Active High: (MP62181)               |
| 5              | 5               | 5              | FLAG | IN-to-OUT Over-current, active-low output flag. Open-Drain. |
| 6, 7, 8        | 6, 7, 8         | 6, 7, 8        | OUT  | IN-to-OUT Power-Distribution Output (for all 3 output pins) |

### TYPICAL PERFORMANCE CHARACTERISTICS






### TYPICAL PERFORMANCE CHARACTERISTICS

V<sub>IN</sub> =5V, V<sub>EN</sub>=0V for MP62180 or 5V for MP62181, C<sub>L</sub>=2.2μF, T<sub>A</sub> = +25°C, unless otherwise noted.


Turn on Delay vs.

Supply Current, Output Enabled

Turn off Delay vs. **Input Votage**  $R_L=2.5\Omega$ 0.25 (ms) 0.2 **TURN OFF DELAY** 0.15 0.1 0.05 3 2.5 3.5 4 4.5 5 5.5 INPUT VOLTAGE (V)




Static Drain-Source On-State Resistance Variation vs. Ambient Temperature




DRAIN-SOURCE ON-STATE STANCE VARIATION (%)


Static Drain-Source On-State Resistance vs. Input Voltage I<sub>O</sub>=2A




Input to Output Voltage vs. Load Current




Current Limit vs. Input Voltage



Threshold Trip Current vs. Input Voltage




Current Limit Response Time vs. Peak Current





## TYPICAL PERFORMANCE CHARACTERISTICS (continued)





# UVLO Charge Pump Logic AMP FLAG GND

**FUNCTION BLOCK DIAGRAM** 

\*: EN is active high for MP62181; EN is active low for MP62180

Figure2—Function Block Diagram

### **DETAILED DESCRIPTION**

### **Over Current**

When the load exceeds trip current (minimum threshold current triggering constant-current mode) or a short is present, MP62180/MP62181 switches into to a constant-current mode (current limit value). MP62180/MP62181 will be shutdown only if the overcurrent condition stays long enough to trigger thermal protection.

Trigger overcurrent protection for different overload conditions occurring in applications:

- The output has been shorted or overloaded before the device is enabled or input applied. MP62180/MP62181 detects the short or overload and immediately switches into a constant-current mode.
- A short or an overload occurs after the device is enabled. After the current-limit circuit has been tripped (reached the trip current threshold), the device switches into constantcurrent mode. However, high current may

flow for a short period of time before the current-limit circuit can react.

3) Output current has been gradually increased beyond the recommended operating current. The load current rises until the trip current threshold is reached or until the thermal limit of the device is exceeded. The MP62180/MP62181 is capable of delivering current up to the trip current threshold without damaging the device. Once the trip threshold has been reached, the device switches into its constant-current mode.

### Flag Response

The FLAG pin is an open drain configuration. This FAULT will report a fail mode after an 8ms deglitch timeout. This is used to ensure that no false fault signals are reported. This internal deglitch circuit eliminates the need for extend components. The FLAG pin is not deglitched during an over temp. or a voltage lockout.



### **Thermal Protection**

The purpose of thermal protection is to prevent damage in the IC by allowing exceptive current to flow and heating the junction. The die temperature is internally monitored until the thermal limit is reached. Once this temperature is reached, the switch will turn off and allow the chip to cool. The switch has a built-in hysteresis.

### **Under-voltage Lockout (UVLO)**

This circuit is used to monitor the input voltage to ensure that the MP62180/MP62181 is operating correctly.

This UVLO circuit also ensures that is no operation until the input voltage reaches the minimum spec.

### **Enable**

The logic pin disables the switch to reduce overall supply current .Once the EN pin reaches logic enable threshold, the MP62180/MP62181 is enabled.



### APPLICATION INFORMATION

### **Power-Supply Considerations**


Over 10µF capacitor between IN and GND is recommended. This precaution reduces power-supply transients that may cause ringing on the input and improves the immunity of the device to short-circuit transients.

In order to achieve smaller output load transient ripple, placing a high-value electrolytic capacitor on the output pin(s) is recommended when the load is heavy.





### **PACKAGE INFORMATION**

### **MSOP8E (EXPOSED PAD)**



**TOP VIEW** 






### **RECOMMENDED LAND PATTERN**


### NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSION OR GATE BURR.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) PIN 1 IDENTIFICATION HAS HALF OR FULL CIRCLE OPTION.
- 6) DRAWING MEETS JEDEC MO-187, VARIATION AA-T.
- 7) DRAWING IS NOT TO SCALE.




### QFN8E (2mm x 3mm)






**TOP VIEW** 


**BOTTOM VIEW** 



**SIDE VIEW** 



**DETAIL A** 



**RECOMMENDED LAND PATTERN** 


### **NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETER MAX.
- 4) DRAWING CONFORMS TO JEDEC MO-229, VARIATION VCED-2.
- 5) DRAWING IS NOT TO SCALE.




# 0.189(4.80) 0.197(5.00) 8 5 0.150(3.80) 0.157(4.00) 0.228(5.80) 0.244(6.20)


**TOP VIEW** 




**RECOMMENDED LAND PATTERN** 



**FRONT VIEW** 



**SIDE VIEW** 



**DETAIL "A"** 

### NOTE:

- 1) CONTROL DIMENSION IS IN INCHES. DIMENSION IN BRACKET IS IN MILLIMETERS.
- 2) PACKAGE LENGTH DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
- 3) PACKAGE WIDTH DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS.
- 4) LEAD COPLANARITY (BOTTOM OF LEADS AFTER FORMING) SHALL BE 0.004" INCHES MAX.
- 5) DRAWING CONFORMS TO JEDEC MS-012, VARIATION AA.
- 6) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.