Revised March 2000

April 1988

74F552 Octal Registered Transceiver with Parity and Flags

## FAIRCHILD

SEMICONDUCTOR

## 74F552 **Octal Registered Transceiver with Parity and Flags**

#### **General Description**

The 74F552 octal transceiver contains two 8-bit registers for temporary storage of data flowing in either direction. Each register has its own clock pulse and clock enable input as well as a flag flip-flop that is set automatically as the register is loaded. The flag output will be reset when the output enable returns to HIGH after reading the output port. Each register has a separate output enable control for its 3-STATE buffer. The separate Clocks, Flags, and Enables provide considerable flexibility as I/O ports for demand-response data transfer. When data is transferred from the A Port to the B Port, a parity bit is generated. On the other hand, when data is transferred from the B Port to the A Port, the parity of input data on  $B_0-B_7$  is checked.

#### **Features**

- 8-Bit bidirectional I/O Port with handshake
- Register status flag flip-flops
- Separate clock enable and output enable
- Parity generation and parity check
- B-outputs sink 64 mA
- 3-STATE outputs

### **Ordering Code:**

Order Number	Package Number	Package Description
74F552SC	M28B	28-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
74F552QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

#### **Connection Diagrams**



#### Pin Assignments for PLCC



#### © 2000 Fairchild Semiconductor Corporation DS009561

www.fairchildsemi.com

74F552



## Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I <sub>IH</sub> /I <sub>IL</sub>
Pin Names	Description	HIGH/LOW	Output I <sub>OH</sub> /I <sub>OL</sub>
A <sub>0</sub> -A <sub>7</sub>	A-to-B Port Data Inputs or	3.5/1.083	70 μA/–0.65 mA
	B-to-A 3-STATE	150/40 (33.3)	-3 mA/24 mA (20 mA)
B <sub>0</sub> -B <sub>7</sub>	B-to-A Transceiver Inputs or	3.5/1.083	70 μA/–0.65 mA
	A-to-B 3-STATE Output	600/106.6 (80)	-12 mA/64 mA (48 mA)
FR	B Port Flag Output	50/33.3	-1 mA/20 mA
FS	A Port Flag Output	50/33.3	-1 mA/20 mA
PARITY	Parity Bit Transceiver Input or Output	3.5/1.083	70 μA/–0.65 mA
		600/106.6 (50)	-12 mA/64 mA (48 mA)
ERROR	Parity Check Output (Active LOW)	50/33.3	-1 mA/20 mA
CER	R Registers Clock Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
CES	S Registers Clock Enable Input (Active LOW)	1.0/1.0	20 µA/–0.6 mA
CPR	R Registers Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA
CPS	S Registers Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 µA/–0.6 mA
OEBR	B Port and PARITY Output Enable (Active LOW)	1.0/2.0	20 µA/-1.2 mA
	and Clear FR Input (Active Rising Edge)		
OEAS	A Port Output Enable (Active LOW)	1.0/2.0	20 µA/-1.2 mA
	and Clear FS Input (Active Rising Edge)		

www.fairchildsemi.com

#### **Functional Description**

Data applied to the A-inputs are entered and stored in the R register on the rising edge of the CPR Clock Pulse, provided that the Clock Enable (CER) is LOW; simultaneously, the status flip-flop is set and the flag (FR) output goes HIGH. As the Clock Enable (CER) returns to HIGH, the data will be held in the R register. These data entered from the A-inputs will appear at the B Port I/O pins after the Output Enable (OEBR) has gone LOW. When OEBR is LOW, a parity bit appears at the PARITY pin, which will be set HIGH when there is an even number of 1s or all 0s at the Q outputs of the R register. After the data is assimilated, the receiving system clears the flag FR by changing the signal at the OEBR pin from LOW-to-HIGH.

Data flow from B-to-A proceeds in the same manner described for A-to-B flow. A LOW at the CES pin and a LOW-to-HIGH transition at CPS pin enters the B-input data and the parity-input data into the S registers and the parity register respectively and set the flag output FS to HIGH. A LOW signal at the OEAS pin enables the A Port I/O pins and a LOW-to-HIGH transition of the OEAS signal clears the FS flag. When OEAS is LOW, the parity check output ERROR will be HIGH if there is an odd number of 1s at the Q outputs of the S registers and the parity register. The flag FS can be cleared by a LOW-to-HIGH transition of the OEAS signal.

#### **Register Function Table**

(Applies to R or S Register)

(/	ipplies ie		Internal		
		Inputs		internal	Function
	D	СР	CE	Q	ranction
	Х	Х	Н	NC	Hold Data
	L	~	L	L	Load Data
	н	~	L	н	LUAU Dala
	х	†	L	NC	Keep Old Data
L=		ltage Level age Level al	† = N	OW-to-HIGH Tra lot LOW-to-HIGH No Change	

#### **Flag Flip-Flop Function Table**

(Applies to R or S Flag Flip-Flop)

		Inputs		Flag	Function
	CE	СР	OE	Output	Function
	Н	Х	†	NC	Hold Flag
	L	~	†	н	Set Flag
	Х	Х	~	L	Clear Flag
H	= HIGH Volta	ge Level	W-to-HIGH	Transition	
L=	LOW Voltag	ge Level	ot LOW-to-HI	GH Transition	
Χ =	Immaterial		NC = N	o Change	

#### **Output Control**

**Parity Check Function** 

OE	Internal	A or B	Function
	Q	Outputs	Function
Н	Х	Z	Disable Output
L	L	L	Enable Output
L	ь н н		Enable Output
= HIGH Voltage = LOW Voltage		K = Immaterial Z = High Impeda	ince

## **Parity Generation Function**

OEBR	Number of HIGHs in the Q Outputs of the R Register	Parity Output
Н	Х	Z
L	0, 2, 4, 6, 8	н
L	1, 3, 5, 7	L
H = HIGH Vo	ltage Level X = Immaterial	

L = LOW Voltage Level

Z = High Impedance

	-		
OEAS	Number of HIGHs in	Parity	ERROR
UEAS	the Q Outputs of the S Register	Input	Output
Н	Х	Х	Н
L	0, 2, 4, 6, 8	L	L
L	1, 3, 5, 7	L	Н
L	0, 2, 4, 6, 8	Н	Н
L	1, 3, 5, 7	н	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

www.fairchildsemi.com

3

# 74F552



www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 1)

Storage Temperature Ambient Temperature under Bias Junction Temperature under Bias  $V_{CC}$  Pin Potential to Ground Pin Input Voltage (Note 2) Input Current (Note 2) Voltage Applied to Output in HIGH State (with  $V_{CC} = 0V$ ) Standard Output 3-STATE Output Current Applied to Output in LOW State (Max) -65°C to +150°C -55°C to +125°C -55°C to +175°C -0.5V to +7.0V -0.5V to +7.0V -30 mA to +5.0 mA

-0.5V to V<sub>CC</sub>

-0.5V to +5.5V

twice the rated I<sub>OL</sub> (mA)

## Recommended Operating Conditions

Free Air Ambient Temperature Supply Voltage

0°C to +70°C +4.5V to +5.5V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

Symbol	Paran	neter	Min	Тур	Max	Units	v <sub>cc</sub>	Conditions
/ <sub>IH</sub>	Input HIGH Volta	ge	2.0			V		Recognized as a HIGH Signal
/ <sub>IL</sub>	Input LOW Voltag	ge			0.8	V		Recognized as a LOW Signal
V <sub>CD</sub>	Input Clamp Diod	le			-1.2	V	Min	I <sub>IN</sub> = -18 mA
	Voltage				-1.2	v	IVIITI	$(\overline{CER}, \overline{CES}, CPR, CPS, \overline{OEBR}, \overline{OEA})$
V <sub>ОН</sub>	Output HIGH	10% V <sub>CC</sub>	2.5					$I_{OH} = -1 \text{ mA} (FR, FS, \overline{ERROR}, A_n)$
	Voltage	10% V <sub>CC</sub>	2.4					$I_{OH} = -3 \text{ mA} (A_n, B_n \text{ PARITY})$
		10% V <sub>CC</sub>	2.0			V	Min	$I_{OH} = -15 \text{ mA} (B_n, \text{ PARITY})$
		5% V <sub>CC</sub>	2.7					$I_{OH} = -1 \text{ mA} (FR, FS, \overline{ERROR}, A_n)$
		5% $V_{CC}$	2.7					$I_{OH} = -3 \text{ mA} (A_n, B_n, PARITY)$
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5			I <sub>OL</sub> = 20 mA (FR, FS, ERROR)
	Voltage	10% V <sub>CC</sub>			0.5	V	Min	$I_{OL} = 24 \text{ mA} (A_n)$
		10% V <sub>CC</sub>			0.55			I <sub>OL</sub> = 64 mA (B <sub>n</sub> , PARITY)
I <sub>IH</sub>	Input HIGH				5.0	μA	Max	V <sub>IN</sub> = 2.7V
	Current				5.0	μΛ	IVIAX	$(\overline{CER}, \overline{CES}, CPR, CPS, \overline{OEBR}, \overline{OEA})$
I <sub>BVI</sub>	Input HIGH Curre	ent			7.0	μA	Max	V <sub>IN</sub> = 7.0V
	Breakdown Test				7.0	μΑ	IVIAX	$(\overline{CER}, \overline{CES}, CPR, CPS, \overline{OEBR}, \overline{OE})$
I <sub>BVIT</sub>	Input HIGH Curre	ent			0.5	mA	Max	$V_{IN} = 5.5V$
	Breakdown (I/O)				0.5	1114	IVIAX	(A <sub>n</sub> , B <sub>n</sub> , PARITY)
I <sub>CEX</sub>	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$
	Leakage Current				50	μΛ	Wax	(FR, FS, ERROR, A <sub>n</sub> , B <sub>n</sub> , PARITY)
V <sub>ID</sub>	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \ \mu A$
	Test		4.10			,	0.0	All other pins grounded
I <sub>OD</sub>	Output Leakage				3.75	μA	0.0	$V_{IOD} = 150 \text{ mV}$
	Circuit Current							All other pins grounded
IIL	Input LOW Curre	nt			-0.6	mA	Max	$V_{IN} = 0.5V \ (\overline{CER}, \ \overline{CES}, \ CPR, \ CPS)$
					-1.2	110 (	Max	$V_{IN} = 0.5V \ (\overline{OEBR}, \ \overline{OEAS})$
I <sub>IH</sub> + I <sub>OZH</sub>	Output Leakage	Current			70	μΑ	Max	$V_{OUT} = 2.7V (A_n, B_n, PARITY)$
I <sub>IL</sub> + I <sub>OZL</sub>	Output Leakage	Current			-650	μΑ	Max	$V_{OUT} = 0.5V (A_n, B_n, PARITY)$
l <sub>os</sub>	Output Short-		-60		-175		Max	$V_{OUT} = 0V$ (FR, FS, ERROR, A <sub>n</sub> )
	Circuit Current		-100		-250	mA	IVIAX	$V_{OUT} = 0V (B_n, PARITY)$
I <sub>ZZ</sub>	Bus Drainage Te	st			500	μΑ	0.0V	V <sub>OUT</sub> = 5.25V (A <sub>n</sub> , B <sub>n</sub> , PARITY)
I <sub>CCH</sub>	Power Supply Cu	urrent		100	150	mA	Max	V <sub>O</sub> = HIGH
I <sub>CCL</sub>	Power Supply Cu	urrent		100	150	mA	Max	V <sub>O</sub> = LOW
I <sub>CCZ</sub>	Power Supply Cu	urrent		110	165	mA	Max	V <sub>O</sub> = HIGH Z

#### **DC Electrical Characteristics**

www.fairchildsemi.com

74F552

74F552

## **AC Electrical Characteristics**

Symbol	Parameter		T <sub>A</sub> = +25°C V <sub>CC</sub> = +5.0V C <sub>L</sub> = 50 pF				Units
		Min	Тур	Max	Min	Max	
t <sub>PLH</sub>	Propagation Delay	3.5	6.0	8.0	3.0	9.0	ns
t <sub>PHL</sub>	CPS or CPR to A <sub>n</sub> or B <sub>n</sub>	4.0	7.0	9.5	3.5	10.5	110
t <sub>PLH</sub>	Propagation Delay CPS or CPR to FS or FR	3.0	5.5	7.5	2.5	8.5	ns
t <sub>PHL</sub>	Propagation Delay OEAS to FS	3.5	6.0	8.0	3.0	9.0	ns
t <sub>PLH</sub>	Propagation Delay	8.0	14.0	18.0	7.0	20.0	
t <sub>PHL</sub>	CPR to Parity	8.5	14.5	18.5	7.5	20.5	ns
t <sub>PLH</sub>	Propagation Delay	8.0	13.5	17.5	7.0	19.5	
t <sub>PHL</sub>	CPS to ERROR	7.5	13.0	16.5	6.5	18.5	ns
t <sub>PLH</sub>	Propagation Delay	3.5	6.0	8.0	3.0	9.0	
t <sub>PHL</sub>	OEAS to ERROR	3.0	5.0	7.0	2.5	8.0	ns
t <sub>PZH</sub>	Enable Time OEAS	3.0	5.5	7.5	2.5	8.5	
t <sub>PZL</sub>	or OEBR to B <sub>n</sub> or A <sub>n</sub>	3.5	7.0	9.5	3.0	10.5	
t <sub>PHZ</sub>	Disable Time OEAS	3.0	6.5	8.5	2.5	9.5	ns
t <sub>PLZ</sub>	or $\overline{OEBR}$ to $B_{n}$ or $A_{n}$	3.0	5.5	7.5	2.5	8.5	
t <sub>PZH</sub>	Enable Time	3.0	4.5	7.5	2.5	8.5	
t <sub>PZL</sub>	OEBR to Parity	3.5	6.0	9.5	3.0	10.5	
t <sub>PHZ</sub>	Disable Time	3.0	5.5	8.5	2.5	9.5	ns
t <sub>PLZ</sub>	OEBR to Parity	3.0	6.5	7.5	2.5	8.5	

## AC Operating Requirements

Symbol	Parameter	$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		T <sub>A</sub> = 0°C to +70°C V <sub>CC</sub> = +5.0V		Units
		Min	Max	Min	Max	
t <sub>S</sub> (H)	Setup Time, HIGH or LOW	7.5		8.5		
t <sub>S</sub> (L)	A <sub>n</sub> or B <sub>n</sub> or Parity	4.5		5.0		
	to CPS or CPR					ns
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns
t <sub>H</sub> (L)	A <sub>n</sub> or B <sub>n</sub> or Parity	0		0		
	to CPS or CPR					
t <sub>S</sub> (H)	Setup, Time HIGH or LOW	6.0		7.0		
t <sub>S</sub> (L)	CES or CER to CPS or CPR	10.0		11.5		
t <sub>H</sub> (H)	Hold Time, HIGH or LOW	0		0		ns
t <sub>H</sub> (L)	CES or CER to CPS or CPR	0		0		
t <sub>W</sub> (H)	Pulse Width, HIGH or LOW	4.0		4.5		ns
t <sub>W</sub> (L)	CPS or CPR	6.0		7.0		115



