


Automotive N-channel 80 V, 5.6 mΩ typ., 95 A, STripFET F7 Power MOSFET in a PowerFLAT 5x6 package


Features


PowerFLAT 5x6

Order code	V _{DS}	R _{DS(on)} max.	I _D
STL105N8F7AG	80 V	6.5 mΩ	95 A



- AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness
- Wettable flank package



AM15540v2

Applications

- Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.



Product status link

[STL105N8F7AG](#)

Product summary

Order code	STL105N8F7AG
Marking	105N8F7
Package	PowerFLAT 5x6
Packing	Tape and reel

1 Electrical ratings

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	80	V
V _{GS}	Gate-source voltage	±20	V
I _D	Drain current (continuous) at T _C = 25 °C	95	A
	Drain current (continuous) at T _C = 100 °C	68	
I _{DM} ⁽¹⁾	Drain current (pulsed)	380	A
P _{TOT}	Total power dissipation at T _C = 25 °C	127	W
I _{AV}	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	40	A
E _{AS}	Single pulse avalanche energy (T _J = 25 °C, I _D = I _{AV} , V _{DD} = 60 V, R _G min = 47 Ω)	135	mJ
T _J	Operating junction temperature range	-55 to 175	°C
T _{stg}	Storage temperature range		°C

1. Pulse width limited by safe operating area.

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R _{thJC}	Thermal resistance, junction-to-case	1.18	°C/W
R _{thJB} ⁽¹⁾	Thermal resistance, junction-to-board	31.3	°C/W

1. When mounted on an FR-4 board of 1 inch², 2oz Cu, t < 10s.

2 Electrical characteristics

($T_C = 25^\circ\text{C}$ unless otherwise specified)

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	$I_D = 250 \mu\text{A}, V_{GS} = 0 \text{ V}$	80			V
I_{DSS}	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 80 \text{ V}$			1	μA
I_{GSS}	Gate-body leakage current	$V_{GS} = 20 \text{ V}, V_{DS} = 0 \text{ V}$			100	nA
$V_{\text{GS}(\text{th})}$	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2.5		4.5	V
$R_{\text{DS}(\text{on})}$	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 25 \text{ A}$		5.6	6.5	$\text{m}\Omega$

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}	Input capacitance		-	3475	-	pF
C_{oss}	Output capacitance	$V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	-	904	-	pF
C_{rss}	Reverse transfer capacitance		-	88	-	pF
Q_g	Total gate charge	$V_{DD} = 40 \text{ V}, I_D = 95 \text{ A},$	-	46	-	nC
Q_{gs}	Gate-source charge	$V_{GS} = 0 \text{ to } 10 \text{ V}$	-	24	-	nC
Q_{gd}	Gate-drain charge	(see Figure 13. Test circuit for gate charge behavior)	-	10	-	nC

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{\text{d}(\text{on})}$	Turn-on delay time	$V_{DD} = 40 \text{ V}, I_D = 50 \text{ A},$	-	19	-	ns
t_r	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 \text{ V}$	-	22	-	ns
$t_{\text{d}(\text{off})}$	Turn-off delay time	(see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform)	-	31	-	ns
t_f	Fall time		-	13	-	ns

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain current				95	A
$V_{\text{SD}}^{(1)}$	Source-drain voltage	$I_{\text{SD}} = 95 \text{ A}, V_{GS} = 0 \text{ V}$	-		1.2	V
t_{rr}	Reverse recovery time	$I_{\text{SD}} = 50 \text{ A}, \text{di/dt} = 100 \text{ A}/\mu\text{s},$	-	37		ns
Q_{rr}	Reverse recovery charge	$V_{DD} = 64 \text{ V}$	-	37		nC
I_{RRM}	Reverse recovery current	(see Figure 14. Test circuit for inductive load switching and diode recovery times)	-	1.5		A

1. Pulsed: pulse duration = 300 μs , duty cycle 1.5%.

2.1 Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Maximum transient thermal impedance




Figure 3. Typical output characteristics




Figure 4. Typical transfer characteristics




Figure 5. Typical gate charge characteristics




Figure 6. Typical drain-source on-resistance










Figure 7. Typical capacitance characteristics

Figure 8. Normalized gate threshold voltage vs temperature

Figure 9. Normalized on-resistance vs temperature

Figure 10. Normalized V(BR)DSS vs temperature

Figure 11. Typical reverse diode forward characteristics



3 Test circuits

Figure 12. Test circuit for resistive load switching times




AM01468v1

Figure 13. Test circuit for gate charge behavior




AM01469v1

Figure 14. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 15. Unclamped inductive load test circuit




AM01471v1

Figure 16. Unclamped inductive waveform



AM01472v1

Figure 17. Switching time waveform




AM01473v1

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

4.1 PowerFLAT 5x6 WF type C package information

Figure 18. PowerFLAT 5x6 WF type C package outline




8231817_WF_typeC_r20

Table 7. PowerFLAT 5x6 WF type C mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	0.80		1.00
A1	0.00		0.05
A2		0.25	
b	0.30		0.50
C	5.80	6.00	6.10
D	5.00	5.20	5.40
D2	4.15		4.45
D3	4.05	4.20	4.35
D4	4.80	5.00	5.10
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
e		1.27	
E	6.20	6.40	6.60
E2	3.50		3.70
E3	2.35		2.55
E4	0.40		0.60
E5	0.08		0.28
E6	0.20	0.325	0.45
E7	0.85	1.00	1.15
E9	4.00	4.20	4.40
E10	3.55	3.70	3.85
K	1.05		1.35
L	0.90	1.00	1.10
L1	0.175	0.275	0.375
θ	0°		12°


Figure 19. PowerFLAT 5x6 recommended footprint (dimensions are in mm)



8231817_FOOTPRINT_rev20

4.2 PowerFLAT 5x6 WF packing information

Figure 20. PowerFLAT 5x6 WF tape (dimensions are in mm)



- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ± 0.20 .
Base and bulk quantity 3000 pcs
- (III) Measured from centreline of sprocket hole to centreline of pocket.

8234350_TapeWF_rev_C

Figure 21. PowerFLAT 5x6 package orientation in carrier tape





Figure 22. PowerFLAT 5x6 reel (dimensions are in mm)



8234350_Reel_rev_C

Revision history

Table 8. Document revision history

Date	Version	Changes
04-Jan-2021	1	First release.
08-Mar-2021	2	Updated Table 1. Absolute maximum ratings.

Contents

1	Electrical ratings	2
2	Electrical characteristics.....	3
2.1	Electrical characteristics (curves)	4
3	Test circuits	6
4	Package information.....	7
4.1	PowerFLAT 5x6 WF type C package information	7
4.2	PowerFLAT 5x6 WF packing information	10
	Revision history	12

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics – All rights reserved