

## Dual Power HiPerFET<sup>™</sup> Module

Phaseleg Configuration High dv/dt, Low t<sub>r</sub>, HDMOS<sup>™</sup> Family

### Part number

VMM45-02F

	Preliminary				
$\mathbf{V}_{\text{DSS}}$	=	200 V			
D25	=	45 <b>A</b>			
R <sub>DS(on)</sub>	=	<b>45 m</b> $\Omega$			



1 = Drain 1, 3 = Source 2, 5 = Gate 1

2 = Source 1, Drain 2 4 = Kelvin Source 1





### Features / Advantages:

- Two MOSFET's in phaseleg configuration
- $\bullet$  Direct copper bonded  $\text{Al}_2\text{O}_3$  ceramic base plate
- Low R<sub>DS(on)</sub> HDMOS<sup>™</sup> process
- · Easy to mount with two screws
- · Space and weight savings
- High power density
- Low losses

### Applications:

- Switched-mode and resonant-mode power supplies
- Uninterruptible power supplies (UPS)

#### Package: TO-240AA

- Isolation Voltage: 4800 V~
- Industry standard outline
- RoHS compliant
- Soldering pins for PCB mounting
- Base plate: DCB ceramic
- Reduced weight
- Advanced power cycling

#### **Disclaimer Notice**

Information furnished is believed to be accurate and reliable. However, users should independently evaluate the suitability of and test each product selected for their own applications. Littelfuse products are not designed for, and may not be used in, all applications. Read complete Disclaimer Notice Disclaimer Notice at www.littelfuse.com/disclaimer-electronics.

IXYS reserves the right to change limits, test conditions and dimensions



## VMM 45-02F

### Preliminary

HiPerFET™s			Ratings			
Symbol	Definitions	Conditions	min.	typ.	max.	Unit
V <sub>DSS</sub>	drain source breakdown voltage	$T_{vJ} = 25^{\circ}C \text{ to} 125^{\circ}C$			200	V
V <sub>DGR</sub>	drain gate voltage	$R_{GS} = 10 \text{ k}\Omega \qquad \qquad T_{VJ} = 25^{\circ}\text{C to} 125^{\circ}\text{C}$			200	V
V <sub>GS</sub> V <sub>GSM</sub>	gate source voltage max. transient gate source voltage	Continuous Transient			±20 ±30	V V
I <sub>D25</sub> I <sub>D80</sub> I <sub>DM</sub>	continuous drain current drain current maximum pulsed drain current	$T_{c}=25^{\circ}C$ $T_{c}=80^{\circ}C$ $T_{c}=10~\mu s,~\text{pulse width limited by }T_{_{JM}}$ $T_{c}=25^{\circ}C$			45 34 180	A A A
P <sub>tot</sub>	total power dissipation	$T_c = 25^{\circ}C$			190	W
V <sub>DSS</sub>	drain source breakdown voltage	$V_{GS} = 0 V; I_{D} = 1 mA$	200			V
V <sub>GS(th)</sub>	gate threshold voltage	$V_{DS} = V_{GS}; I_D = 4 \text{ mA}$	2		4	V
I <sub>GSS</sub>	gate source leakage current	$V_{GS} = \pm 20 \text{ V DC}; V_{DS} = 0$			500	nA
I <sub>DSS</sub>	drain source leakage current				15 1	μA mA
R <sub>DS(on)</sub>	staticdrain source on resistance	$ \begin{array}{ll} V_{\text{GS}} = 10 \; \text{V}; \; \text{I}_{\text{D}} = 0.5 \bullet \text{I}_{\text{D25}} & \text{T}_{\text{VJ}} = & 25^{\circ}\text{C} \\ \text{Pulse test, } t \leq 300 \; \mu\text{s, duty cycle } d \leq 2 \; \% \end{array} $		39	45	mΩ
<b>g</b> <sub>fs</sub>	forward transconductance	$V_{\text{DS}}$ = 10 V; $I_{\text{D}}$ = 0.5 • $I_{\text{D25}}$ pulsed	20	30		S
C <sub>iss</sub> C <sub>oss</sub> C <sub>rss</sub>	input capacitance output capacitance reverse transfer (Miller) capacitance	$ \  \  \  \  \  \  \  \  \  \  \  \  \ $		4800 900 310	7500 2250 750	pF pF pF
$\begin{array}{c} t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \end{array}$	turn-on delay time current rise time turn-off delay time current fall time	$\begin{cases} V_{GS} = 10 \text{ V}; V_{DS} = 0.5 \bullet V_{DSS}; I_D = 0.5 \bullet I_{D25} \\ R_G = 1 \Omega \text{ (external), resistive load} \end{cases}$		40 45 300 45		ns ns ns ns
Q <sub>g</sub> Q <sub>gs</sub> Q <sub>gd</sub>	total gate charge gate source charge gate drain (Miller) charge	$ \} V_{GS} = 10 V; V_{DS} = 0.5 \bullet V_{DSS}; I_{D} = 0.5 \bullet I_{D25} $		190 35 45	225 55 115	nC nC nC
R <sub>thJC</sub> R <sub>thJH</sub>	thermal resistance junction to case thermal resistance junction to heatsink	with heat transfer paste		0.93	0.63	K/W K/W

Source-Drain Diodes				Ratings		
Symbol	Definitions	Conditions	min.	typ.	max.	
ls	continuous source current	$V_{GS} = 0 V$			45	А
I <sub>SM</sub>	maximum pulsed source current	Repetitive; pulse width limited by $T_{JM}$			180	А
$V_{\rm SD}$	forward voltage drop	$I_{\text{F}}$ = $I_{\text{S}};$ $V_{\text{GS}}$ = 0 V Pulse test, t $\leq$ 300 µs, duty cycle d $\leq$ 2 %		0.9	1.2	V
t <sub>rr</sub>	reverse recovery time	$\begin{split} I_{\text{F}} &= I_{\text{S}},  \text{-di/dt} = 100 \text{ A/}\mu\text{s} \\ V_{\text{DS}} &= 100 \text{ V};  V_{\text{GS}} = 0 \text{ V} \end{split}$		200	400	ns

Data according to IEC 60747 and refer to a single thyristor/diode unless otherwise stated.  $T_{\rm J} = 25^{\circ}$ C, unless otherwise specified



# VMM 45-02F

## Preliminary

Package	TO-240AA				Ratings			
Symbol	Definitions	Conditions			min.	typ.	max.	Unit
IRMS	RMS current	per terminal					200	А
T <sub>vJ</sub>	virtual junction temperature	)			-40		150	°C
$\mathbf{T}_{VJM}$	maximum virtual junction temperature					150	°C	
T <sub>stg</sub>	storage temperature			-40		125	°C	
Weight						81		g
Μ <sub>D</sub> Μ <sub>T</sub>	mounting torque terminal torque				2.5 2.5		4 4	Nm Nm
d <sub>Spp/App</sub>	creepage distance on surface   striking distance	a Latriking diatanga through air	terminal to terminal	13.0	9.7			mm
$\mathbf{d}_{Spb/Apb}$	creepage distance on sunat	e i sunking uistance unough an	terminal to backside	16.0	16.0			mm
VISOL	isolation voltage	t = 1 second	50/60 Hz, RMS, I <sub>ISOL</sub> ≤ 1 mA		4800			V
		t = 1 minute	$S0/00$ Hz, Himo, $I_{\rm ISOL} \leq 1$ HA		4000			V



IXYS reserves the right to change limits, test conditions and dimensions



Preliminary

### Outlines TO-240AA

### Dimensions in mm (1 mm = 0.0394")



General tolerance: DIN ISO 2768 class "c"



Optional accessories for modules

Keyed gate/cathode twin plugs with wire length = 350 mm, gate = white, cathode = red Type ZY 200L (L = Left for pin pair 4/5) Type ZY 200R (R = Right for pin pair 6/7) UL 758, style 3751



IXYS reserves the right to change limits, test conditions and dimensions