# **MOSFET** - Power, Single, P-Channel, SOT-23

-30 V, -3.5 A

#### **Features**

- Low R<sub>DS(on)</sub> at Low Gate Voltage
- Low Threshold Voltage
- High Power and Current Handling Capability
- This is a Pb-Free Device

# **Applications**

- · Load Switch
- Optimized for Battery and Load Management Applications in Portable Equipment like Cell Phones, PDA's, Media Players, etc.

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parame	Symbol	Value	Unit			
Drain-to-Source Voltage	$V_{DSS}$	-30	V			
Gate-to-Source Voltage			V <sub>GS</sub>	±12	V	
Continuous Drain	Steady	T <sub>A</sub> = 25°C		-2.2		
Current (Note 1)	State	T <sub>A</sub> = 85°C	I <sub>D</sub>	-1.5	Α	
	t ≤ 5 s	T <sub>A</sub> = 25°C		-3.5		
Power Dissipation	Steady State	T <sub>A</sub> = 25°C		0.48		
(Note 1)			$P_{D}$		W	
t ≤ 5 s				1.25		
Pulsed Drain Current	t <sub>p</sub> =	: 10 μs	I <sub>DM</sub>	-15.0	Α	
Operating Junction and S	T <sub>J</sub> ,	-55 to	°C			
	T <sub>stg</sub>	150	•			
Source Current (Body Diode)			I <sub>S</sub>	-1.0	Α	
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 1)	$R_{\theta JA}$	260	°C/W
Junction-to-Ambient - t ≤ 10 s (Note 1)	$R_{\theta JA}$	100	

1. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)




# ON Semiconductor®


# www.onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> MAX	I <sub>D</sub> MAX
	75 mΩ @ –10 V	-2.2 A
-30 V	110 mΩ @ –4.5 V	-1.8 A
	150 mΩ @ -2.5 V	-1.0 A

#### **P-CHANNEL MOSFET**



SOT-23 **CASE 318** STYLE 21



MARKING DIAGRAM/ **PIN ASSIGNMENT** 

**TRF** = Specific Device Code

= Date Code = Pb-Free Package

(Note: Microdot may be in either location)

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTR4171PT1G	SOT-23 (Pb-Free)	3000/Tape & Reel
NTR4171PT3G	SOT-23 (Pb-Free)	10000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

# MOSFET ELECTRICAL CHARACTERISTICS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$	-30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>	$I_D$ = -250 $\mu$ A, Reference to 25°C		24		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 \text{ V}, V_{DS} = -24 \text{ V}, T_J = 25^{\circ}\text{C}$ $V_{GS} = 0 \text{ V}, V_{DS} = -24 \text{ V}, T_J = 85^{\circ}\text{C}$			-1.0 -5.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			±0.1	μΑ
ON CHARACTERISTICS (Note 3)						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = -250 \mu A$	-0.7	-1.15	-1.4	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>			3.5		mV/°C
Drain-to-Source On-Resistance	R <sub>DS(on)</sub>	$V_{GS} = -10 \text{ V}, I_D = -2.2 \text{ A}$		50	75	mΩ
		$V_{GS} = -4.5 \text{ V}, I_D = -1.8 \text{ A}$		60	110	
		$V_{GS} = -2.5 \text{ V}, I_D = -1.0 \text{ A}$		90	150	
Forward Transconductance	9FS	$V_{DS} = -5.0 \text{ V}, I_D = -2.2 \text{ A}$		7.0		S
CHARGES, CAPACITANCES AND GATE R	ESISTANCE					
Input Capacitance	C <sub>iss</sub>			720		pF
Output Capacitance	C <sub>oss</sub>	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -15 \text{ V}$		95		1
Reverse Transfer Capacitance	C <sub>rss</sub>	55		65		
Total Gate Charge	Q <sub>G(TOT)</sub>			15.6		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -15 V,		0.7		
Gate-to-Source Charge	$Q_{GS}$	$I_D = -3.5 A$		1.6		
Gate-to-Drain Charge	$Q_{GD}$			2.6		
Total Gate Charge	$Q_{G(TOT)}$			7.4		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -15 \text{ V},$ $I_{D} = -3.5 \text{ A}$		0.7		
Gate-to-Source Charge	$Q_{GS}$	$I_D = -3.5 A$		1.6		
Gate-to-Drain Charge	$Q_{GD}$			2.6		
Gate Resistance	$R_{G}$			6.1		Ω
SWITCHING CHARACTERISTICS, $V_{GS} = 4$ .	<b>5 V</b> (Note 4)					
Turn-On Delay Time	t <sub>d(on)</sub>			8.0		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = -10 V, V <sub>DS</sub> = -15 V,		11		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = -3.5  A,  R_G = 6  \Omega$		32		1
Fall Time	t <sub>f</sub>			14		
Turn-On Delay Time	t <sub>d(on)</sub>			9.0		ns
Rise Time	t <sub>r</sub>	$V_{GS}$ = -4.5 V, $V_{DS}$ = -15 V, $I_{D}$ = -3.5 A, $R_{G}$ = 6 $\Omega$		16		
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D = -3.5  A, R_G = 6  \Omega$		25		
Fall Time	t <sub>f</sub>			22		
DRAIN-SOURCE DIODE CHARACTERISTI	cs					
Forward Diode Voltage	$V_{SD}$	$V_{GS} = 0 \text{ V}, I_S = -1.0 \text{ A}, T_J = 25^{\circ}\text{C}$		-0.8	-1.2	V
Reverse Recovery Time	t <sub>RR</sub>			14		ns
Charge Time	t <sub>a</sub>	$V_{GS} = 0 \text{ V, } I_{S} = -1.0 \text{ A,}$		10		
Discharge Time	t <sub>b</sub>	$dI_{SD}/d_t = 100 A/\mu s$		4.0		
Reverse Recovery Charge	Q <sub>RR</sub>			8.0		nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

2. Surface-mounted on FR4 board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces)

3. Pulse Test: Pulse Width  $\leq$  300  $\mu$ s, Duty Cycle  $\leq$  2%

- 4. Switching characteristics are independent of operating junction temperatures

# TYPICAL CHARACTERISTICS






Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current and **Gate Voltage** 




Figure 5. On-Resistance Variation with **Temperature** 




Figure 6. Drain-to-Source Leakage Current vs. Voltage

# **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

30 25 20 POWER (W) 15 10 5.0 0 0.01 0.001 0.1 1.0 10 100 1000 SINGLE PULSE TIME (s)

1.5  $I_D = -250 \,\mu\text{A}$ 1.4 1.3 1.2 -V<sub>GS(th)</sub> (V) 1.1 1.0 0.9 0.8 0.7 0.6 -25 100 -50 75 125 150 T<sub>J</sub>, TEMPERATURE (°C)

Figure 11. Threshold Voltage

Figure 12. Single Pulse Maximum Power Dissipation

# **TYPICAL CHARACTERISTICS**




Figure 13. Maximum Rated Forward Biased Safe Operating Area




Figure 14. FET Thermal Response







**SOT-23 (TO-236)** CASE 318 ISSUE AT

**DATE 01 MAR 2023** 









#### NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M,1994.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM LEAD THICKNESS IS THE MINIMUM THICKNESS OF THE BASE MATERIAL.
- 4. DIMENSIONS D AND E DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.

	MILLIM	ETERS			INCHES	
DIM	MIN.	N□M.	MAX.	MIN.	N□M.	MAX.
Α	0.89	1.00	1.11	0.035	0.039	0.044
A1	0.01	0.06	0.10	0.000	0.002	0.004
b	0.37	0.44	0.50	0.015	0.017	0.020
С	0.08	0.14	0.20	0.003	0.006	0.008
D	2.80	2.90	3.04	0.110	0.114	0.120
Ε	1.20	1.30	1.40	0.047	0.051	0.055
e	1.78	1.90	2.04	0.070	0.075	0.080
L	0.30	0.43	0.55	0.012	0.017	0.022
L1	0.35	0.54	0.69	0.014	0.021	0.027
HE	2.10	2.40	2.64	0.083	0.094	0.104
Т	0*		10°	0*		10*






XXX = Specific Device Code

M = Date Code

■ = Pb-Free Package

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.



RECOMMENDED MOUNTING FOOTPRINT

For additional information on our Pb-Free strategy and soldering details, please download the DN Semiconductor Soldering and Mounting Techniques Reference Manual, SDLDERRM/D.

# **STYLES ON PAGE 2**

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Rep Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	SOT-23 (TO-236)		PAGE 1 OF 2	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

# MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS



**SOT-23 (TO-236)** CASE 318 ISSUE AT

**DATE 01 MAR 2023** 

STYLE 1 THRU 5: CANCELLED	STYLE 6: PIN 1. BASE 2. EMITTER 3. COLLECTOR	STYLE 7: PIN 1. EMITTER 2. BASE 3. COLLECTOR	STYLE 8: PIN 1. ANODE 2. NO CONNECTION 3. CATHODE	ı	
STYLE 9:	STYLE 10:	STYLE 11:	STYLE 12: PIN 1. CATHODE 2. CATHODE 3. ANODE	STYLE 13:	STYLE 14:
PIN 1. ANODE	PIN 1. DRAIN	PIN 1. ANODE		PIN 1. SOURCE	PIN 1. CATHODE
2. ANODE	2. SOURCE	2. CATHODE		2. DRAIN	2. GATE
3. CATHODE	3. GATE	3. CATHODE-ANODE		3. GATE	3. ANODE
STYLE 15:	STYLE 16:	STYLE 17:	STYLE 18:	STYLE 19:	STYLE 20:
PIN 1. GATE	PIN 1. ANODE	PIN 1. NO CONNECTION	PIN 1. NO CONNECTION	I PIN 1. CATHODE	PIN 1. CATHODE
2. CATHODE	2. CATHODE	2. ANODE	2. CATHODE	2. ANODE	2. ANODE
3. ANODE	3. CATHODE	3. CATHODE	3. ANODE	3. CATHODE-ANODE	3. GATE
STYLE 21:	STYLE 22:	STYLE 23:	STYLE 24:	STYLE 25:	STYLE 26:
PIN 1. GATE	PIN 1. RETURN	PIN 1. ANODE	PIN 1. GATE	PIN 1. ANODE	PIN 1. CATHODE
2. SOURCE	2. OUTPUT	2. ANODE	2. DRAIN	2. CATHODE	2. ANODE
3. DRAIN	3. INPUT	3. CATHODE	3. SOURCE	3. GATE	3. NO CONNECTION
STYLE 27: PIN 1. CATHODE 2. CATHODE 3. CATHODE	STYLE 28: PIN 1. ANODE 2. ANODE 3. ANODE				

DOCUMENT NUMBER:	98ASB42226B	Electronic versions are uncontrolled except when accessed directly from the Document Repo Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOT-23 (TO-236)		PAGE 2 OF 2

onsemi and ONSEMi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales