NXP Semiconductors

Advance Information

IO-link master transceiver

The CM3120 is an IO-Link master physical layer dedicated to the industrial market. It includes two fully-featured IO-Link channels, which can work in three different operation modes. This circuit integrates an IO-Link frame handler fully compliant with the IO-Link v1.1 specification, and which implements most of the IO-Link communication tasks. The frame handler significantly decreases load of the master microcontroller. The CM3120 also provides several protection and monitoring mechanisms such as overcurrent, overvoltage, and overtemperature.

Features

- Two IO-Link channels with three different operation modes (SIO, UART, and frame handler)
- Protection mechanisms (overcurrent, overtemperature, overvoltage)
- Configurable through a SPI interface
- Operating voltage range from 8.0 V to 32 V
- Suitable for 2/4/8/16 port-applications
- Can operate as a Master or Device
- Two integrated LED drivers
- Integrated hardware frame handler (supports all IO-link v1.1 frames and COM1, COM2, and COM3 baud rates)
- Integrated NMOS gate drivers to control current to the C/Q and L+ lines



Document Number: CM3120

Rev. 1.0, 7/2016

- Factory automation
- Fieldbus gateways
- Programmable logic controllers
- Process controllers



Figure 1. CM3120 simplified application diagram



ARCHIVE INFORMATION

* This document contains certain information on a new product. Specifications and information herein are subject to change without notice.

1 Orderable parts

Table 1. Orderable part variations

Part number ⁽¹⁾	Temperature (T _A)	V _{DD} voltage	Package
MC34CM3120EP	-40 °C to 85 °C	5.0 V	QFN48 with exposed pad (7.0 mm x 7.0 mm)

Notes

1. To order parts in Tape and Reel, add the R2 suffix to the part number.

2 Internal block diagram





CM3120

3

ARCHIVE INFORMATION

Pin connections 3

3.1 **Pinout diagram**



Pin	Pin name	Pin function	Definition
1	RXD1/ CYCT1	OUT	RXD1: CQ1 input; inverted
2	TXD1/ SYNC1	IN	TXD1: CQ1 output; internal pull-down; inverted
3	TXEN1	IN	CQ1 driver enable; active high, internal pull-down
4	SDX1	OUT	Device 1 short detected; active low
5, 11, 21, 25, 27, 29, 32, 34, 36, 42, 45	NC	NC	Not Connected
6	INTX	OUT	SPI interrupt signal; active low
7	SSX	IN	SPI slave select; active low; internal pull-up
8	SCLK	IN	SPI clock; internal pull-down
9	MOSI	IN	SPI data in; internal pull-down
10	MISO	OUT	SPI data out; tri-state if SSX is high

Table 2. CM3120 pin definitions (continued)

Definition	Pin name Function	Pin
d clock feed through	CLK OUT	12
igital voltage supply	VDDD PWR	13
nalog voltage supply	VDDA PWR	14
	GND PWR	15
CQ2 input; inverted	RXD2/ CYCT2 OUT	16
CQ2 output; internal pull-down; inverted	TXD2/ SYNC2 IN	17
iver enable; active high, internal pull-down	TXEN2 IN	18
2 short detected; active low	SDX2 OUT	19
pint 2; leave open	TP2 OUT	20
ain voltage supply	VCC PWR	22
input channel 1	SEN1 IN	23
input channel 2	SEN2 IN	24
input channel 2 supply channel 1 channel 2 ground 2 ground channel 1 channel 1 supply channel 1 supply channel 1 supply channel 2	LP2 PWR	26
channel 2	CQ2 IN/OUT	28
ground 2	LM2 PWR	30
ground channel 1	LM1 PWR	31
channel 1	CQ1 IN/OUT	33
supply channel 1	LP1 PWR	35
	GATE2 OUT	37
gate driver channel 1 ound	GATE1 OUT	38
ound	LGND PWR	39
iver channel 2	LED2 IN	40
iver channel 1	LED1 IN	41
input; external clock source input	XTAL1 IN	43
feedback	XTAL2 OUT	44
mperature indication	TEMP OUT	46
pint 1; internal pull-down; leave open or tie to ground	TP1 IN	47
buffered clock feed through; internal pull-down	CLK_EN IN	48
b	CLK_EN IN	48

Maximum ratings 4.1

Stress(es) beyond those listed under Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the following operational sections of the specifications is not implied. Exposure to maximum rating condition(s) for extended periods may affect device reliability.

Table 3. Maximum ratings

T_A = 25 °C ±1.0 °C, unless otherwise specified. All voltages are with respect to ground unless otherwise noted.

Symbol Rating		Min.	Max.	Unit	N
Electrical ratings			1	<u>.</u>	
V _{CC}	Supply Voltage - Static	-0.7	36	V	Τ
P _{TOT_QFN48}	Power Dissipation, QFN48 Package on Multilayer PCB, Pad soldered, T_{AMB} = 60 °C	_	2.0	W	
V _{ESD}	ESD Voltage • Human Body Model (HBM)	_	2000	V	
	FIT Rate	—	50	FIT	
Thermal ratings			1	<u>.</u>	
T _A	Operating Temperature	-40	85	°C	Τ
Тj	Maximum Temperature Junction	—	150	°C	T
T _{JC_QFN48}	Thermal Resistance Case, Junction to Case	—	0.5	°C/W	
T _{JA_QFN48}	Thermal Resistance Ambient, Junction to Ambient	—	29	°C/W	
T _{STG}	Storage Ambient Temperature	-55	155	°C	
T _{SOLDER}	Lead Soldering Temperature (within 10 s)	_	260	°C	\top

ш

ARC

2. Human Body Model (HBM) per EIA/JESD22-A114-B for all pins

4.2 **Electrical characteristics**

Table 4. CM3120 electrical characteristics

Characteristics noted under conditions: Typical values are at T_A = 25 °C ±1.0 °C, unless otherwise noted.

I	Symbol	Characteristic	Min	Тур	Max	Unit	Notes
	General parameter	rs					
ſ	V _{CC}	Main Supply Voltage	8.0	24	32	V	
Ī	I _{VCC}	Quiescent Current Main Supply	—	—	5.0	mA	
	V _{DD}	Pad Supply Voltage	3.1	3.3	3.5	V	
Ī	I _{VDD}	Quiescent Current Pad Supply	—	_	5.0	mA	
-	IO-link channels						
ſ	V _{CQ}	Permissible Voltage Range	-0.3	_	V _{CC} + 0.3	V	

V _{CQ}	Permissible Voltage Range	-0.3	—	V _{CC} + 0.3	V	
I _{CQ_LOAD}	Load or Discharge Current. can be disabled; see CFG1/2 (0x2F/0x4F) on page $\underline{25}$	_	10	15	mA	
I _{CQH}	DC Driver Current 'H'	_		300	mA	
I _{CQL}	DC Driver Current 'L'	_		300	mA	

Table 4. CM3120 electrical characteristics (continued)

Characteristics noted under conditions: Typical values are at T_A = 25 °C \pm 1.0 °C, unless otherwise noted.

Symbol	Characteristic	Min	Тур	Мах	Unit	Notes
O-link channels	(continued)	-				
V _{RESH}	Residual Voltage 'H', Voltage drop at I _{CQH_MAX}	_	—	3.0	V	
V _{RESL}	Residual Voltage 'L', Voltage drop at I _{CQL_MAX}		—	3.0	V	
I _{PEAKH}	Output Peak Current 'H', Duration t _{PEAK} = 1.0 ms	0.5	1.0	—	А	
I _{PEAKL}	Output Peak Current 'L', Duration t _{PEAK} = 1.0 ms	0.5	1.0	—	А	
C _{LOAD}	Capacitive Load	_	1.0	—	nF	
t _{RISE}	Output Driver Rise Time, CNOM=1.0 nF		—	300	ns	
t _{FALL}	Output Driver Fall Time, CNOM=1.0 nF	_	—	300	ns	
t _{BBM}	Break Before Make Delay	_	—	50	ns	
t _{DETH}	Input Detection Time 'H'	_	—	300	ns	
t _{DETH}	Input Detection Time 'L'		_	300	ns	
V _{THH_IOL}	Input Threshold 'H', IO-Link mode; see CFG1/2 (0x2F/0x4F) on page 25	10.5	_	13	V	
V _{THL_IOL}	Input Threshold 'L", IO-Link mode; see CFG1/2 (0x2F/0x4F) on page 25	8.0	_	11.5	V	
V _{HYS_IOL}	Hysteresis Input Threshold, IO-Link mode; see CFG1/2 (0x2F/0x4F) on page 25	_	2.0	—	V	
V _{THH_RAT}	Input Threshold 'H', Ratiometric mode; see CFG1/2 (0x2F/0x4F) on page 25	0.55 V _{CC}	_	—	V	
V _{THL_RAT}	THL_RAT Input Threshold 'L', Ratiometric mode; see CFG1/2 (0x2F/0x4F) on page 25		_	0.4 V _{CC}	V	
V _{HYS_RAT}	V _{HYS_RAT} Hysteresis Input Threshold, Ratiometric mode; see CFG1/2 (0x2F/ 0x4F) on page 25		0.0125 V _{CC}	—	V	
IMOS gate drive	rs					
t _{GATE_ON}	On Switching Time, CGATE = 1.0 nF	_	1.0	—	ms	
t _{GATE_OFF}	Off Switching Time, CGATE = 1.0 nF		10	—	μs	
V _{GATE}	Output Voltage, VCC \ge 15 V	V _{CC} +4.0	—	V _{CC} +8.0	V	
C _{GATE}	External Capacitance	_	1.0	—	nF	
I _{TGSL}	Transistor Leakage Current, Gate to Source (external NMOS)		—	1.0	μA	
Scillator						
f _{OSC}	Frequency, External crystal	_	14,7456	—	MHz	
t _{OSC_START}	Startup Time	_	30	_	ms	
t _{OSC_RISE}	Rise Time	—	5.0	—	ns	
tosc_fall	Fall Time	_	5.0	—	ns	
C _{OUT_MAX}	CLK Pin Driving Capability	_	—	15	pF	
jigital pads	1	L	I			1
V _{INH}	Input Voltage 'H'	0.7 V _{DD}	_	_	V	
V _{INL}	Input Voltage 'L'			0.3 V _{DD}	V	
V _{IHYST}	Input Hysteresis	_	340	_	mV	
C _{IN}	Input Capacitance		5.0		pF	
I _{ILEAK}	Input Leakage Current, No pull-up/pull-down	-1.0	_	1.0	μA	<u> </u>

Table 4. CM3120 electrical characteristics (continued)

Characteristics noted under conditions: Typical values are at T_A = 25 °C \pm 1.0 °C, unless otherwise noted.

Symbol Characteristic			Тур	Мах	Unit	Notes
Digital pads (cont	inued)			ıI		
V _{OUTH}	Output Voltage 'H'	0.8 V _{DD}	_		V	
V _{OUTL}	Output Voltage 'L'	_	_	0.4	V	
I _{OLEAK}	Output Leakage Current, Tri-state Active	_	_	1.0	μA	
C _{OUT}	Output Capacitance	_	-5.0		pF	
I _{OUT}	Output Driving Current	6.0	—	—	mA	
I _{IH}	Weak Pull-up Current, V _{IN} = 0 V	—	-30	—	μA	
I _{IL}	Weak Pull-down Current, V _{IN} = V _{DD}	—	30	—	μA	
Serial peripheral i	nterface	1				
f _{SPI}	SPI Clock Frequency	1.0		20	MHz	
t _{SPI_CLK}	SPI Clock Period	50	_	1000	ns	
t _{SPI_S}	SPI Start Clock After Select	25	_		ns	
t _{SPI_E}	SPI End of Select After Clock	25	_		ns	
t _{SPI_I}	SPI Idle Between Access	100	—	—	ns	
Current sensing		1				
V _{EXT_SD}	Ext. Short Detection Threshold	—	200	_	mV	
I _{EXT_SD}	Ext. Short Detection Current, R_{SHUNT} = 500 m Ω	_	400		mA	
I _{INT_SD}			350		mA	
t _{ovlddet}	Driver Overload Detection Time, Configurable, see Error! Reference source not found.	0.1	_	6.4	ms	
t _{OVLDDIS}	Driver Overload Polling Time, see Error! Reference source not found.	1.0	—	6400	ms	
t _{SHORTDET}	Short-circuit Detection Time, Configurable; see SHRT1/2 (0x22/0x42) on page 19	0.1	_	336	ms	
Monitoring thresh	lolds					•
VCC _{OK_MIN}	Min. Voltage Monitor Threshold	—	7.5	—	V	
VCC _{OK_MAX}	Max. Voltage Monitor Threshold	—	34	—	V	
VCC _{OK_HYST}	Voltage Monitor Hysteresis	—	0.6	—	V	
T _{INT}	Temperature Monitor Threshold	—	125	150	°C	
T _{INT_HYST}	Temperature Monitor Hysteresis	—	10	—	°C	
_EDs		1				
V _{LED}	LED Permissible Voltage Range	-0.3		V _{DD} +0.3		
I _{LED_5MA}	LED Current 5.0 mA	4.5	_	5.5		
I _{LED_10MA}	LED Current 10 mA	9.0	_	11		
BITS _{LED}	LED Sequence Bits, Configurable; see LHLD1/2 (0x2E/0x4E) on page 25	—	8.0	_		
t _{HLDL}	Bit High Hold Time, Configurable; see LHLD1/2 (0x2E/0x4E) on page 25	50	_	800		
	Bit Low Hold Time, Configurable; see LHLD1/2 (0x2E/0x4E) on page	50		800		

ARCHIVE INFORMATION

5 Functional description

5.1 Clocking

The IC is clocked by connecting an external 14.7456 MHz quartz at the XTAL1 and XTAL2 pins. It is possible to daisy chain or directly connect multiple CM3120 chips to the CLK pin for clocking. The CLK pin is then connected to the XTAL1 pin of the other chip(s). Clock feed through is enabled by default and can be disabled by pulling the CLK_EN pin high.

5.2 Operational modes

There are three possible operational modes for each CM3120 IO-Link Channels - Standard I/O, UART, and Frame Handler mode. The channel mode can be configured in the MODE register.

5.2.1 Standard I/O (SIO)

If a channel is configured in the Standard I/O mode, the mode of the output stage is freely configurable. The SIO register allows the user to choose between an N, P, or Push-Pull driving mode via the DRV bits. The TXEN and TXD bits of this register enable direct control over the output driver. The RXD bit in the MISO status nibble reflects the current state of the CQ pin.

In this mode, it is also possible to control and observe the channel using the TXEN, TXD, and RXD pins. The corresponding pin and register values get logically ORed. Therefore, either the unused pin or register values should be zero, to allow control via the desired interface. Since the sense of TXD to CQ is inverted, it is possible to connect a standard microcontroller UART interface with a high idle state to the TXD/RXD pins.

5.2.2 UART

If a channel is configured in UART mode, the output stage is set into Push-Pull mode and the output cannot be controlled via the SIO register or the external pins. It is required to define the used COM speed in the MODE register. By default, the channel listens for incoming UART transactions at the CQ pin. If a character is received, an interrupt is triggered and the data can be read back from the UART register. A transaction is started by writing the data to the UART register. The received UART data is not buffered. Receiving multiple characters, while not reading them back, causes data loss. This is indicated by the OFLW bit in the MISO status nibble.

5.2.3 Frame handler

The Frame Handler mode extends the UART interface. Like in UART mode, the output stage is set into Push-Pull mode and the output cannot be controlled via the SIO register or the external pins. It is required to define the used COM speed in the MODE register. It mostly automates the transaction of frames, defined by the IO-Link protocol. Therefore an automated CRC check for incoming and an automated CRC computation for outgoing messages is integrated. The frame handler also monitors the specified timing constraints and takes care to comply with them as well.

5.2.3.1 Device mode

Configured as a device, the frame handler listens for incoming master transactions and triggers an interrupt, if a part or the complete device message is received. The interrupt behavior can be modified using the IMSK and TRSH register. Parity or checksum errors during the transaction is indicated by the MISO status nibble. The received data can be read back via the FHD register by multiple SPI transactions or single/multiple bulk SPI transactions.

After successfully receiving an incoming master message, the frame handler waits for the user to write the complete message data into the frame buffer via the FHD register. This can be done by multiple SPI transactions or by a single bulk SPI transaction. The transaction always starts immediately after the first byte is written into the frame buffer.



Figure 4. Device mode sequence

5.2.3.2 Skip and reset function

It is possible to reset the frame handler or skip an invalid frame from any state. This can be done by writing one to the RST or the SKIP bit of the FHC register. Skipping a frame causes the frame handler to ignore the rest of an incoming message, without triggering any additional interrupt. A soft reset is done after receiving the rest of invalid message or if a timeout was detected. Skipping a frame has no effect on the cycle timer. Resetting a frame immediately resets the frame handler into its idle state and also causes a reset of the cycle timer.

5.3 Interrupt handling

The chip utilizes two modes of interrupt handling. The active mode can be switched with the IMODE bit in the INT register. Interrupt mode 1 is active by default.

5.3.1 Mode 1

FORMAT

Interrupts are triggered on rising edges of the WURQ, RXRDY, TXRDY, or TOUT bits in the SPI Status. If CQ is configured as an input in SIO mode, interrupts are also triggered on any edge of the RXD bit. Changes of the STATE bits in the SPI Status also trigger interrupts, depending on the IMSK register settings. Trigger conditions can be the start of frame transmission or reception or reaching a defined fill level of the buffer. An interrupt is always triggered after a frame is completely received.

Another trigger condition is any change of values in the STAT register. This is why the microcontroller should always deal with an interrupt by reading back the STAT register. The interrupt is cleared while reading the status register.

5.3.2 Mode 2

The interrupt triggering conditions are the same as described in Interrupt mode 1. Mode 2 differs in how interrupts are handled. First, the interrupt origin can be determined by reading the INT register. The interrupt then needs to be actively cleared by the user. This is done by writing a one to the appropriate bit ISTAT, ICH1, or ICH2 in the INT register. The INTX pin remains in its active state until all interrupts are cleared.

5.3.3 Interrupt masking

To reduce the amount of triggered interrupts in frame handler mode, the user can deactivate the triggering of interrupts at certain conditions in the IMSK register. All frame handler interrupts are listed in the Table 5.

Table 5. Frame handler interrupts

Interrupt	Name	Description
SOT	Start of Transaction Interrupt	Triggers when the chip starts transmitting its message
SOR Start of Reception Interrupt Triggers as soon as the chip starts receiving a message		Triggers as soon as the chip starts receiving a message
LVL	Message Level Interrupt	Triggers if a defined amount of buffered characters is reached
MSG	MSG End of Message Interrupt Triggers after the last character of a message was received	
CYCT	Cycle Time Interrupt	Triggers when the configured cycle time has passed

The MSG interrupt is always active. By default, all other interrupts are masked. If the LVL interrupt is active, an interrupt is triggered if the input buffer reaches a defined fill level. The current amount of buffered characters can be queried in the BLVL register. The threshold for buffered characters which triggers the LVL interrupt is configured in the TRSH register.





It is also possible to mask the short detected (SD) interrupt of the STAT register. Otherwise an interrupt gets triggered as soon as a short is detected.

5.4 Protection features

The CM3120 IO-Link Master integrates various features to protect the IO-Link master and connected IO-Link devices. Different configuration options allow the user to take individual safety measures and to prevent damage.

5.4.1 Current sensing

5.4.1.1 Internal/external mode

There are two possible methods implemented to detect a high load at the IO-Link supply voltage - an internal and an external current sensing mechanism. Both mechanisms cannot be active at the same time. The user has to choose, which one should be used for each channel. The current sensing mode is configured by the SDINT bit in the CFG register. The SD bit in the STAT register and the SDX pins always reflect the current sensing state.

The internal current sensing mechanism does not need any external circuitry to work, but has the limitation to only detect currents IMHS and IMLS at the CM3120 CQ pin with a fixed current threshold. High currents IDEV from a connected device cannot be detected. Therefore the short protection feature for devices is not feasible in this mode. The usage of an external NMOS transistor is still possible.

The external current sensing can detect high currents IMHS and IMLS at the CQ pin and IDEV of a connected device. External shunts with a typical resistance of 0.5 Ω needs to be applied for a current threshold of 400 mA. It is possible to adjust the high current detection threshold by changing the shunts resistance value. The voltage drop over the shunt is defined with 200 mV. Current sensing over a shunt and an external NMOS transistor allow the usage of the short protection feature.

=ORMATION



Figure 6. High Current Detec

5.4.1.2 Overload/short protection

The Overload Protection protects master and device from high loads at the channel output CQ. The output driver of a channel is automatically disabled if high currents are detected for a time > $t_{OVLDDET}$. The channel stays disabled and gets re-enabled after a time $t_{OVLDDIS}$. If the high load at CQ still persists, the channel is disabled again. This high current polling reduces the power dissipation of the chip and reduces the risk of overheating. The feature can be used in conjunction with the internal and external current sensing. Timing is configured in the OVLD register. It is also possible to disable this feature.

The short protection feature detects shorted or defective devices and disables their power supply, if NMOS transistors are used for power supply switching. If a high current is detected for a time > t_{SHRTDIS}, the gate driver gets disabled and the device is powered down. The gate driver stays disabled, but can be switched on again manually by the user. The feature can only be used in conjunction with the external current sensing. Timing is configured in the SHRT register.





The current state of the channel (CDIS) and the gate driver (GEN) is always reflected in the STAT register. The IO-Link specification allows high currents while powering on a device. To avoid automatic disabling of the gate driver during power-on, $t_{SHRTDIS}$ should be configured > 50 ms. Time can be reduced again after the power-on phase.

5.4.2 Voltage/temperature monitoring

The chip is equipped with a voltage monitor which observes the VCC supply voltage of the chip and a temperature monitor which observes the die temperature. By default, the chip is configured to automatically disable all channels if the die temperature is too high or the VCC supply voltage is out of range. The monitor states can be read back from the PROT register. The automatic protection feature is also controlled via the PROT register.

CHIVE INFORMAT

5.5 Additional IO-link features

5.5.1 Automated wake-up

The automated wake-up procedure is started, if the chip is configured in SIO mode and a one is written to the WURQ bit in the SIO register. If the procedure is active, the WURQ bit is set to one and can be aborted by writing a one to the WURQ bit. During the procedure, the chip is set into frame Handler mode and runs the wake-up procedure which complies to the IO-Link standard (CM3120 reference documents on page <u>36</u> - IO-Link Spec v1.1, 7.3.2.2). After the procedure is finished, an interrupt is triggered and the chip stays in IO-Link mode. If a timeout is indicated, the procedure failed. Otherwise the chip is configured and the detected COM mode can be read back using the CFG register.

5.5.2 Cycle timer

A cycle timer is available for channels configured as a frame handler in master mode. It enables the user to comply with the configured IO-Link cycle times without further effort. The cycle time is set up in the CYCT register. The format of this register resembles the defined structure in the IO-Link.

It is possible to configure cycle times that are shorter than 400 µs. Although this is not recommended, since the standard states 400 µs as minimum cycle time (CM3120 reference documents on page <u>36</u> - IO-Link Spec v1.1, A.3.7). If the register is zero, the cycle timer gets disabled.

When the cycle timer is active, a new master message transaction will not start until the configured cycle time has passed. If the cycle time is over and no new data is available to start the message transaction, the EOC bit in the MISO Status Nibble will indicate the end of a cycle.

It is possible to reset the frame handler without resetting the cycle timer by triggering a soft reset, using the SKIP bit in the FHC register. The cycle timer will be reset together with the frame handler when a hard reset is triggered using the RST bit in the FHC register.

5.5.3 Channel synchronization

The CM3120 provides a synchronization feature which can be enabled by the SYNC bit in the FHC register. If enabled, TXD (SYNC) and RXD (CYCT) pins are used for synchronization purposes and do not have their default behavior in frame handler mode. The CYCT pins indicate if the cycle time has passed with a high level. It is also possible to enable the cycle time interrupt for a channel over the CYCT bit in the IMSK register. If this interrupt is enabled the TOUT bit in the MISO status nibble is also used to indicate the end of a cycle.

The channels waits for the start of transmission until a configured cycle time has passed. The output buffer is filled and the SYNC pin is toggled or a synchronization request is triggered over the SYNC register. This requests can be broadcasted to different chips, specifically triggering different channels on each chip by using the SMSK register. This gives a fine granularity for synchronizing channels, even over multiple chips.

Table 6. Sample configuration

Chip	MODE1/2	FHC1/2	CYCT1/2	SMSK
IC1	0h0A / 0h0A	0h0E / 0h0E	0h14 / 0h00	0h09
IC2	0h0A / 0h0A	0h0E / 0h0E	0h14 / 0h00	0h09
IC3	0h0A / 0h0A	0h0E / 0h06	0h00 / 0h00	0h04

As an example, there are three CM3120 chips with the configurations from Table 6. If a synchronization request is broadcast via the SPI by writing a one to the ST1 bit in the SYNC register, channel 1 from IC1 and IC2 start their transactions as soon as the configured cycle time has passed. If a one is written to the ST2 bit of the sync register, channel 2 of IC1 and IC2 and channel 1 of IC3 start their transactions immediately.

5.5.4 LED drivers

The chip integrates an LED driver for each of the two channels. The LEDs are controlled by the LSEQ and LHLD registers. There are various ways of influencing the timing of a blinking sequence. It is also possible to synchronize the LED blinking sequences over each channel or various chips. This is done by writing one to the SYNC registers PRE and LED bits. The user can choose between two driver strengths of 5.0 mA or 10 mA using the ILED bit in the CFG register.





Serial peripheral interface 5.6

5.6.1 Transaction format

ATIO

The CM3120 is configured as an SPI slave and uses the CPOL=0, CPHA=0 configuration. During each transaction, a minimum number of two bytes must be transferred. For bulk access to the frame handler buffers via the FHD1/2 registers, n bytes can be transferred. The first byte after a falling SSX edge reflects always the current state of the two channels. The format depends on the configured modes.



Figure 9. SPI timing diagram

MOSI format 5.6.2

Table 7. Mosi Format

Bit	7	6	5	4	3	2	1	0		
1 st Byte	ADR									
2 nd Byte		DATA								
n th Byte		DATA								

ADR

Address	for	register	access
---------	-----	----------	--------

	0x20-0x3F	Channel 1 registers
	0x40-0x5F	Channel 2 registers
	0x60-0x7F	Control registers
RW		Register access type
	0b0	write to address
	0b1	read from address
DATA		Value for write access
	0x00-0xFF	3 rd -n th byte is optional ignored on read access

MISO format

Table 8. MISO Format

		0x40-0x5F	Channel 2 regis	sters					
		0x60-0x7F	Control registers	s					
\mathbf{O}	RW		Register access	Register access type					
		0b0	write to address	write to address					
		0b1	read from addre	read from address					
	DATA		Value for write a	Value for write access					
		0x00-0xFF	3 rd -n th byte is c	optional; ignored	on read access				
	rw data 5.6.3 M	ISO form	at						
	Table 8. MISO) Format							
	Table 8. MISO Bit	Format 7	6	5	4	3	2	1	0
			6 STA		4	3	2 STA		0
Z	Bit				4 DA				0
Z	Bit 1 st Byte					ТА			0
Z	Bit 1 st Byte				DA	TA			0
	Bit 1 st Byte 2 nd Byte		Status code for Format is deper Current value o	AT2 channel 1/2 ndent on configu n read access to	DA DA DA	TA			0

STAT1/2		Status code for channel 1/2
	0x0-0xF	Format is dependent on configured mode
DATA		Current value on read access to register
	0x00-0xFF	3^{rd} -n th byte is optional; not valid on write access

5.6.4 MISO status nibble

Table 9. MISO status nibble

Name	STAT Bit 3	STAT Bit 2	STAT Bit 1	STAT Bit 0
Standard I/O	WURQ	RXD	TXEN	TXD
UART	OFLW	RXERR	RXRDY	TXRDY
Frame Handler	TOUT/EOC	STATE		

TXD		Current channel output value
	0b0	Channel is driven high
	0b1	Channel is driven low
TXEN		Current output enable state
	0b0	Channel driver is disable
	0b1	Channel driver is enabled
RXD		Current channel input value
	0b0	Channel input is driven high
	0b1	Channel input is driven low
WURQ		Wake-up pulse indicator
	0b0	No wake-up pulse is detected
	0b1	Wake-up pulse is detected
TXRDY		UART transmit state indicator
	0b0	TX is busy
	0b1	TX us ready for transmission
RXRDY		UART receive state indicator
	0b0	RX is busy
	0b1	RX is ready for receiving
RXERR		UART RX parity error
	0b0	no parity error detected
	0b1	parity error detected
OFLW		UART RX overflow indicator
	0b0	no data overflow detected
	0b1	data overflow is detected, byte is lost
STATE		Reflects the current frame handler state
	0b000	ldle
	0b001	transmission output required
	0b010	transmission active; no further output required
	0b011	transmission active; further output required
	0b100	receiving active
	0b101	receiving active; new input available
	0b110	receiving active; message erroneous
	01.444	

ARCHIVE INFORMATION

Table 9. MISO status nibble (continued)

TOUT/EOC

	Frame timeout / End of cycle time
0b0	no timeout detected / cycle time not passed
0b1	timeout detected / cycle time passed

5.7 Register description

5.7.1 Register overview

Table 10. Register description

Address	Name	Description	Access
0x00-0x1F	-	Reserved	-
0x20	MODE1	Channel 1 – Mode	R/W
0x21	OVLD1	Channel 1 – Overload Protection	R/W
0x22	SHRT1	Channel 1 – Short Protection	R/W
0x23	SIO1	Channel 1 – SIO Control	R/W
0x24	UART1	Channel 1 – UART Data	R/W
0x25	FHC1	Channel 1 – FH Control	R/W
0x26	OD1	Channel 1 – On-Request Length	R/W
0x27	MPD1	Channel 1 – Master PD Length	R/W
0x28	DPD1	Channel 1 – Device PD Length	R/W
0x29	CYCT1	Channel 1 – Cycle Time	R/W
0x2A	FHD1	Channel 1 – FH Data	R/W
0x2B	BLVL1	Channel 1 – FH Buffer Level	R
0x2C	IMSK1	Channel 1 – Interrupt Masking	R/W
0x2D	LSEQ1	Channel 1 – LED Sequence	R/W
0x2E	LHLD1	Channel 1 – LED Hold Times	R/W
0x2F	CFG1	Channel 1 – Configuration	R/W
0x30	TRSH1	Channel 1 – Threshold Level	R/W
0x31-0x3F	-	Reserved	-
0x40	MODE2	Channel 2 – Mode	R/W
0x41	OVLD2	Channel 2 – Overload Protection	R/W
0x42	SHRT2	Channel 2 – Short Protection	R/W
0x43	SIO2	Channel 2 – SIO Control	R/W
0x44	UART2	Channel 2 – UART Data	R/W
0x45	FHC2	Channel 2 – FH Control	R/W
0x46	OD2	Channel 2 – On-Request Length	R/W
0x47	MPDL2	Channel 2 – Master PD Length	R/W
0x48	DPDL2	Channel 2 – Device PD Length	R/W
0x49	CYCT2	Channel 2 – Cycle Time	R/W

Table 10. Register description (continued)

Address	5	Name		I	Description				Acces
0x4B		BLVL2 Channel 2 – FH Buffer Level						R	
0x4C		IMSK2	Channel 2 – In	terrupt Masking					R/W
0x4D		LSEQ2	Channel 2 – Ll	ED Sequence					R/W
0x4E		LHLD2	Channel 2 – Ll	ED Hold Times					R/W
0x4F		CFG2	Channel 2 – C	onfiguration					R/W
0x50		TRSH2	Channel 2 – T	hreshold Level					R/W
0x51-0x5	F	-	reserved						-
0x60		STAT	IC Status						R
0x61		SMSK	Channel Syncl	hronization Mask	S				R/W
0x62		SYNC	Synchronizatio	on Triggers					W
0x63		PROT	Channel Prote	ction					R/W
0x64		INT	Interrupt Regis	ster					R/W
0x65-0x6	F	-	Reserved						-
0x70		REV	REV Revision Code					R	
0x70									
0x71-0x7		(0x20/0x4	Reserved						-
ble 11. MOD	DDE1/2	(0x20/0x4 ^{0x40)}	0)		3	2		1	
ble 11. MOD Bit	DDE1/2	(0x20/0x4 ^{0x40)} 6	5	4	3	2		1	
ble 11. MOD Bit Name	DDE1/2	(0x20/0x4 ^{0x40)} 6	0)	4	C	OM		МС	DDE
ble 11. MOD Bit	DDE1/2	(0x20/0x4 ^{0x40)} 6	5 served -		C			МС	
ble 11. MOD Bit Name Access	DDE1/2	(0x20/0x4 0x40) 6 Res	FO) 5 served -	efault:0b000000	C	OM		МС	DDE
ble 11. MOD Bit Name	DDE1/2 0E1/2 (0x20// 7	(0x20/0x4 0x40) 6 Res Selects the ch	5 served -	efault:0b000000	C	OM		МС	DDE
ble 11. MOD Bit Name Access	DDE1/2 DE1/2 (0x20// 7	(0x20/0x4 0x40) 6 Res Selects the ch Standard I/O	FO) 5 served -	efault:0b000000	C	OM		МС	DDE
ble 11. MOD Bit Name Access	DDE1/2 0E1/2 (0x20// 7 0b00 0b01	(0x20/0x4 0x40) 6 Selects the ch Standard I/O UART	FO) 5 served - D nannel operation m	efault:0b000000	C	OM		МС	DDE
ble 11. MOD Bit Name Access	DDE1/2 PE1/2 (0x20// 7 0b00 0b01 0b10	(0x20/0x4 0x40) 6 Res Selects the ch Standard I/O UART Frame Handle	FO) 5 served - D nannel operation m	efault:0b000000	C	OM		МС	DDE
ble 11. MOD Bit Name Access MODE	DDE1/2 0E1/2 (0x20// 7 0b00 0b01	(0x20/0x4 0x40) 6 Selects the ch Standard I/O UART Frame Handle reserved	FO) 5 served - D nannel operation m	refault:0b0000000	C	OM		МС	DDE
ble 11. MOD Bit Name Access	0b00 0b01 0b10 0b10 0b11	(0x20/0x4 0x40) 6 Selects the ch Standard I/O UART Frame Handle reserved Selects the U,	FO) 5 served - D nannel operation m	refault:0b0000000	C	OM		МС	DDE
ble 11. MOD Bit Name Access MODE	DDE1/2 PE1/2 (0x20// 7 0b00 0b01 0b10 0b11 0b10	(0x20/0x4 0x40) 6 Selects the ch Standard I/O UART Frame Handle reserved Selects the U, Disabled	5 served - D nannel operation m er	refault:0b0000000	C	OM		МС	DDE
ble 11. MOD Bit Name Access MODE	ODE1/2 PE1/2 (0x20// 7 0b00 0b01 0b10 0b11 0b00 0b01	(0x20/0x4 0x40) 6 Selects the ch Standard I/O UART Frame Handle reserved Selects the U, Disabled COM1 – 4.8 k	5 served - nannel operation m er ART communicatio	refault:0b0000000	C	OM		МС	DDE
ble 11. MOD Bit Name Access MODE	DDE1/2 PE1/2 (0x20// 7 0b00 0b01 0b10 0b11 0b10	(0x20/0x4 0x40) 6 Selects the ch Standard I/O UART Frame Handle reserved Selects the U, Disabled	5 served - D nannel operation m er ART communicatio	refault:0b0000000	C	OM		МС	DDE

MODE1/2 (0x20/0x40)

	•	•						
Bit	7	6	5	4	3	2	1	0
Name	Name Reserved COM				MC	DE		
Access			-		R/	W	R/	W

E		Selects the channel operation mode
	0b00	Standard I/O
	0b01	UART
	0b10	Frame Handler
	0b11	reserved
1		Selects the UART communication speed
	0b00	Disabled
	0b01	COM1 – 4.8 kBd
	0b10	COM2 – 38.4 kBd
	0b11	COM3 – 230.4 kBd

5.7.3 OVLD1/2 (0x21/0x41)

Table 12. OVLD1/2 (0x21/0x41)

Bit	7	6	5	4	3	2	1	0
Name	ADIS				MU	ILT		
Access	Access R/W R/W							

Default:0b1000000

ADIS		Channel overload protection mode
	0b00	Disabled
	0b01	Enabled; FACTOR=10
	0b10	Enabled; FACTOR=100
	0b11	Enabled; FACTOR=1000
MULT		Multiplier for overload detection/disable time
	0-63	Multiplier value

SHRT1/2 (0x22/0x42)

Table 13. SHRT1/2 (0x22/0x42)

Ζ		0b11	Enabled; FAC	TOR=1000							
	MULT		Multiplier for o	verload detectio	n/disable time						
		0-63	Multiplier value	9							
RMA	t _{OVLDDET} = 100 t _{OVLDDIS} = t _{OVL}) μs + 100 μs * _{DDET} * FACTO HRT1/2(^R 0x22/0x42		or device						
\mathbf{O}	Bit	7	6	5	4	3	2	1	0		
ш	Name	В	ASE			N	IULT	1	1		
Ζ	Access	I	R/W			I	R/W				
				·	Default:0b00000	101					
	BASE		Base/offset for	or channel short detection time							
		0b00	BASE is 100 µ	μ s; OFFSET is 100 μ s; disabled if MULT is 0							
		0b01	BASE is 400 µ	μs; OFFSET is 6.8 ms							
		0b10	BASE is 1.6 m	is; OFFSET is 3	3.6 ms						
		0b11	BASE is 3.2 m	is; OFFSET is 1	34.4 ms						
\mathbf{O}	MULT		Multiplier for s	short detection time							
RCHIVE		0-63	Multiplier value	e							
A	NOTE: disablin t _{SHRTDET} = OF		nay cause damage * MULT	e to master and/	or device						

SIO1/2 (0x23/0x43) 5.7.5

Table 14. SIO1/2 (0x23/0x43)

		7	6	5	4	3	2	1	0	
TXD Driver output value 0b0 Drive CQ high 0b1 Drive CQ low TXEN Drive output state 0b0 Disable output driver 0b1 Enable output driver 0b1 Enable output driver 0b1 Enable output driver 0b1 N-mode 0b10 P-mode 0b11 Push-Pull WURQ Start/abort automated wake-up procedure 0b1 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 5.7.6 UART1/2 (0x24/0x44) Bit 7 6 5 4 3 2 1 Name Data Data Received/transmitted value over UART	Name	WURQ		reserved		DF	RV	TXEN	TXI	
TXD Dive output value 0b0 Dive CQ high 0b1 Drive CQ low TXEN Diver output state 0b0 Disable output driver 0b1 Enable output driver 0b0 Multiplier value 0b0 Multiplier value 0b1 P-mode 0b1 Push-Pull WURQ Start/abort automated wake-up procedure 0b1 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is not running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0c1 K Automate 0c2 Mare <td>Access</td> <td>R/W</td> <td></td> <td>-</td> <td></td> <td>R/</td> <td>W</td> <td>R/W</td> <td>R/V</td>	Access	R/W		-		R/	W	R/W	R/V	
0b0 Drive CQ high 0b1 Drive CQ low TXEN Drive output state 0b0 Disable output driver 0b1 Enable output driver 0RV Driver output mode 0b00 Multiplier value 0b01 N-mode 0b10 P-mode 0b10 P-mode 0b11 Push-Pull WURQ Start/abort automated wake-up procedure 0b10 Automated wake-up is not running; writing 0b1 starts procedure 0b11 Automated wake-up is running; writing 0b1 starts procedure 0b10 Automated wake-up is running; writing 0b1 starts procedure 0b10 Automated wake-up is running; writing 0b1 starts procedure 0b10 Automated wake-up is running; writing 0b1 aborts procedure 0b10 Automated wake-up is running; writing 0b1 aborts procedure 0b11 Automated wake-up is running; writing 0b1 aborts procedure 0b11 Automated wake-up is running; writing 0b1 aborts procedure 0b11 Automated wake-up is running; writing 0b1 aborts procedure 0b11 Data A 0b11 Automated wake-up is running; writing 0b1 aborts procedure<				D	efault:0b0000110	0				
Ob1 Drive CQ low TXEN Driver output state Ob0 Disable output driver Ob1 Enable output driver DRV Driver output mode Ob0 Multiplier value Ob1 N-mode Ob1 Provede Ob1 Provede Ob1 N-mode Ob1 Provede Ob1 Automated wake-up procedure Ob1 Automated wake-up is not running; writing Ob1 starts procedure Ob1 Automated wake-up is running; writing Ob1 aborts procedure S.T.G. UART1/2 (0x24/0x44) DATA Access R/W Default:0b0000000 Default:0b0000000	TXD		Driver output va	lue						
TXEN Driver output state 0b0 Disable output driver 0b1 Enable output driver 0b7 Driver output mode 0b0 Multiplier value 0b0 Multiplier value 0b1 N-mode 0b1 P-mode 0b1 Push-Pull WURQ Start/abort automated wake-up procedure 0b1 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 57.56 UART1/2 (0x24/0x44) Bit 7 6 5 4 3 2 1 Name DATA Default:00000000 Default:00000000		0b0	Drive CQ high							
000 Disable output driver 0b1 Enable output driver 0b00 Multiplier value 0b00 Multiplier value 0b01 N-mode 0b10 P-mode 0b11 Push-Pull WURQ Start/abort automated wake-up procedure 0b1 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure		0b1	Drive CQ low							
0b1 Enable output driver DRV Driver output mode 0b00 Multiplier value 0b1 N-mode 0b1 P-mode 0b1 Push-Pull WURQ Start/abort automated wake-up procedure 0b0 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Bit 7 6 5 4 3 2 1 0cases Received/transmitted value over UART Data Received/transm	TXEN		Driver output sta	ate						
DRV Driver output mode 0b00 Multiplier value 0b01 N-mode 0b10 P-mode 0b11 Push-Puil WURQ Start/abort automated wake-up procedure 0b0 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 0b1 Automated wake-up		0b0	Disable output o	driver						
0b00 Multiplier value 0b01 N-mode 0b10 P-mode 0b11 Push-Pull WURQ Start/abort automated wake-up procedure 0b0 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Bit 7 6 1 3 2 1 Name Data Data Data <td col<="" td=""><td></td><td>0b1</td><td>Enable output d</td><td>river</td><td></td><td></td><td></td><td></td><td></td></td>	<td></td> <td>0b1</td> <td>Enable output d</td> <td>river</td> <td></td> <td></td> <td></td> <td></td> <td></td>		0b1	Enable output d	river					
0b01 N-mode 0b10 P-mode 0b11 Push-Pull WURQ Start/abort automated wake-up procedure 0b0 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 T G T 0atomated wake-up is running; writing 0b1 aborts procedure I I 0atomated wake-up is running; writing 0b1 aborts procedure<	DRV		Driver output m	ode						
0b10 P-mode 0b11 Push-Pull WURQ Start/abort automated wake-up procedure 0b0 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is not running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 5.7.6 UART1/2 (0x24/0x44) Bit 7 6 5 4 3 2 1 Name DATA Access R/W Default:0b0000000 DATA Received/transmitted value over UART		0b00	Multiplier value							
0b11 Push-Pull WURQ Start/abort automated wake-up procedure 0b0 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 5.7.6. UART1/2 (0x24/0x44) Bit 7 6 5 4 3 2 1 Name DATA Access R/W DATA Default:0b00000000		0b01	N-mode							
WURQ Start/abort automated wake-up procedure 0b0 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure S.7.6 UART1/2 (0x24/0x44) Bit 7 6 5 4 3 2 1 Name DATA Access R/W Default:0b0000000 DATA Received/transmitted value over UART		0b10	P-mode							
0b0 Automated wake-up is not running; writing 0b1 starts procedure 0b1 Automated wake-up is running; writing 0b1 aborts procedure 5.7.6 UART1/2 (0x24/0x44) able 15. UART1/2 (0x24/0x44) Bit 7 6 5 4 3 2 1 Name DATA Access R/W Default:0b0000000 DATA Received/transmitted value over UART		0b11 Push-Pull								
0b1 Automated wake-up is running; writing 0b1 aborts procedure 5.7.6 UART1/2 (0x24/0x44) able 15. UART1/2 (0x24/0x44) Bit 7 6 5 4 3 2 1 Name DATA Access R/W Default:0b0000000 DATA DATA	WURQ		Start/abort auto	mated wake-up	procedure					
Bit 7 6 5 4 3 2 1 Bit 7 6 5 4 3 2 1 Name DATA Access R/W Default:0b00000000 DATA Received/transmitted value over UART		0b0	Automated wak	e-up is not runni	ng; writing 0b1 st	arts procedure				
Bit 7 6 5 4 3 2 1 Name DATA Access R/W Default:0b0000000 DATA		0b1	Automated wak	e-up is running;	writing 0b1 aborts	procedure				
Name DATA Access R/W Default:0b00000000 DATA DATA Received/transmitted value over UART	5.7.6 U	-)				1		
Access R/W Default:0b0000000 DATA Received/transmitted value over UART		-	-			2	•			
Default:0b0000000 DATA Received/transmitted value over UART	Bit	-	-	5			2	1	0	
DATA Received/transmitted value over UART	Bit Name	-	-	5	DA	ТА	2	1	U	
	Bit Name	-	-		DA R/	TA W	2	1	0	
0-255 read returns received value, write transmits value	Bit Name Access	-	6	D	DA R/ efault:0b0000000	TA W	2	1		
	Bit Name Access	7	6 Received/transr	D nitted value over	DA R/ efault:0b0000000 UART	TA W 0	2			

UART1/2 (0x24/0x44)

Table 15. UART1/2 (0x24/0x44)

Bit	7	6	5	4	3	2	1	0				
Name				DA	TA							
Access		R/W										
	Default:0b0000000											
DATA	Received/transmitted value over UART											
	0-255 read returns received value, write transmits value											

FHC1/2 (0x25/0x45) 5.7.7

Table 16. FHC1/2 (0x25/0x45)

Name RST SKIP reserved SYNC MAS CRC Access W W - R/W R/W R/W Default:0b00000110 TOUT Timeout behavior 0b0 Strict timeout detection 0b1 Relaxed timeout detection (+ 3 t _{BIT}) CRC Automatic checksum calculation 0b1 Enabled Image: Character of the synchronization 0b1 Enabled MAS Frame handler mode 0b1 Master mode Image: Character of the synchronization Image: Character of the synchroniz	Nomo	7	6	5	4	3	2	1	0							
TOUT Timeout behavior 0b0 Strict timeout detection 0b1 Relaxed timeout detection (+ 3 t _{BIT}) CRC Automatic checksum calculation 0b0 Disabled, sending a master message will start immediately 0b1 Enabled MAS Frame handler mode 0b0 Slave mode 0b1 Master mode 0b1 Master mode 0b1 Disabled 0b1 Enabled; master mode only SKIP Skip a frame 0b1 Resets frame handler without resetting cycle time counter RST Reset frame handler and cycle time counter 7.8 OD1/2 (0x26/0x46)	Name	RST	SKIP	rese	rved	SYNC	MAS	CRC	TOUT							
TOUT Imeout behavior bb0 Strict timeout detection bb1 Relaxed timeout detection (+ 3 t _{BIT}) cRC Automatic checksum calculation bb0 Disabled, sending a master message will start immediately bb1 Enabled frame handler mode bb0 Slave mode bb1 Master mode bb1 Master mode channel synchronization bb1 Enabled; master mode only SKIP Skip a frame bb1 Resets frame handler without resetting cycle time counter RST Bix Resets frame handler and cycle time counter RST bb12 (0x25/0x46)	Access	W	W	-		R/W	R/W	R/W	R/W							
 bb0 Strict timeout detection bb1 Relaxed timeout detection (+ 3 t_{BIT}) CRC Automatic checksum calculation bb0 Disabled, sending a master message will start immediately bb1 Enabled mAS Frame handler mode bb0 Slave mode bb1 Master mode bb1 Master mode channel synchronization bb1 Enabled; master mode only SKIP Skip a frame bb1 Resets frame handler without resetting cycle time counter RST 0b1/2 (0x245) 				De	efault:0b000001	10										
0b1Relaxed timeout detection (+ 3 t _{BIT})CRCAutomatic checksum calculation0b0Disabled, sending a master message will start immediately0b1EnabledMASFrame handler mode0b0Slave mode0b1Master modeSYNCChannel synchronization0b1Enabled; master mode only0b1Enabled; master mode onlySKIPSkip a frame0b1Resets frame handler without resetting cycle time counterRSTReset frame handler and cycle time counter0b1Resets frame handler and cycle time counter7.8.OD1/2 (0x25/0x46)	TOUT		Timeout behavi	ior												
CRC Automatic checksum calculation bb0 Disabled, sending a master message will start immediately bb1 Enabled MAS Frame handler mode bb0 Slave mode bb0 Master mode bb1 Master mode channel synchronization bb0 Disabled bb1 Enabled; master mode only SKIP SKIP Skip a frame bb1 Resets frame handler without resetting cycle time counter RST 0b1: Resets frame handler and cycle time counter RST 0b1: Cox245		0b0	Strict timeout d	etection												
 bb0 Disabled, sending a master message will start immediately bb1 Enabled Frame handler mode bb0 Slave mode bb1 Master mode bb1 Master mode channel synchronization bb1 Enabled; master mode only SKIP Skip a frame bb1 Resets frame handler without resetting cycle time counter RST 0b1/2 (0x2E/0x46) 		0b1	Relaxed timeou	ut detection (+ 3 t _e	_{BIT})											
MAS 0b1 Enabled MAS Frame handler mode 0b0 Slave mode 0b1 Master mode 0b1 Master mode SYNC Channel synchronization 0b0 Disabled 0b1 Enabled; master mode only SKIP 0b1 Enabled; master mode only SKIP 0b1 Resets frame handler without resetting cycle time counter RST Reset frame handler 0b1 Resets frame handler and cycle time counter RST 0b1/2 (0x26/0x46)	CRC		Automatic chec	ksum calculation												
MAS Frame handler mode bb0 Slave mode bb1 Master mode bb1 Channel synchronization bb0 Disabled bb1 Enabled; master mode only SKIP Skip a frame bb1 Resets frame handler without resetting cycle time counter bb1 Reset frame handler bb1 Reset frame handler and cycle time counter bb1 Reset frame handler and cycle time counter bb1 Reset frame handler and cycle time counter		0b0	Disabled, sendi	ing a master mes	sage will start in	nmediately										
bb0 Slave mode bl1 Master mode Channel synchronization bb0 Disabled bl1 Enabled; master mode only SKIP Skip a frame bl1 Resets frame handler without resetting cycle time counter RST 0bl1 Resets frame handler bl1 Reset frame handler and cycle time counter bl1 Resets frame handler and cycle time counter		0b1	Enabled													
NMNester modeSYNCChannel synchronization0b0Disabled0b1Enabled; master mode onlySKIPSkip a frame0b1Resets frame handler without resetting cycle time counterRST0b10b1Reset frame handler and cycle time counter0b1Resets frame handler and cycle time counter7.8.OD1/2 (0x26/0x46)	MAS		Frame handler	mode												
SYNC Channel synchronization Db0 Disabled Db1 Enabled; master mode only SKIP SKIP Skip a frame Db1 Resets frame handler without resetting cycle time counter RST Reset frame handler Db1 Resets frame handler and cycle time counter 7.8 OD1/2 (0x25/0x46)		0b0	Slave mode													
0b0 Disabled 0b1 Enabled; master mode only SKIP Skip a frame 0b1 Resets frame handler without resetting cycle time counter RST Reset frame handler 0b1 Resets frame handler and cycle time counter		0b1	Master mode													
Ob1Enabled; master mode onlySKIPSkip a frameOb1Resets frame handler without resetting cycle time counterRSTReset frame handlerOb1Resets frame handler and cycle time counterT.8 OD1/2 (0x25/0x46)	SYNC		Channel synch	ronization												
SKIP Skip a frame 0b1 Resets frame handler without resetting cycle time counter RST Reset frame handler 0b1 Resets frame handler and cycle time counter		0b0	Disabled													
0b1 Resets frame handler without resetting cycle time counter RST Reset frame handler 0b1 Resets frame handler and cycle time counter 7.8 OD1/2 (0x26/0x46)		0b1	Enabled; maste	er mode only												
RST Reset frame handler 0b1 Resets frame handler and cycle time counter 7.8 OD1/2 (0x26/0x46)	SKIP		Skip a frame													
0b1 Resets frame handler and cycle time counter 7.8 OD1/2 (0x26/0x46)		0b1	Resets frame h													
7.8 OD1/2 (0x26/0x46)	RST		Reset frame handler													
		0b1	Resets frame handler and cycle time counter													
ole 17. OD1/2 (0x26/0x46))1/2 (0x	-													
Bit 7 6 5 4 3 2 1		2 (0x26/0x4	10)			•	2	1	0							
Name	le 17. OD1/			5	4	3										
Access R/W	le 17. OD1/			5					1							
Default:0b0000001	le 17. OD1/. Bit			5	L	EN		I								
LEN On-Request Data length	le 17. OD1/. Bit				F	EN //W			·							
1-32 Data length in bytes; valid values according to IO-Link spec: 1, 2, 8, 32. See CM3120 reference docum	le 17. OD1// Bit Name Access		6	De	F	EN //W			·							

OD1/2 (0x26/0x46)

Bit	7	6	5	4	3	2	1	0				
Name				LE	N							
Access		R/W										
·	Default:0b0000001											
LEN	LEN On-Request Data length											
	1-32 Data length in bytes; valid values according to IO-Link spec: 1, 2, 8, 32. See CM3120 reference documents on page 36											

5.7.9 MPD1/2 (0x27/0x47)

Table 18. MPD1/2 (0x27/0x47)

Bit	7	6	5	4	3	2	1	0				
Name		LEN										
Access	R/W											
Default:0b0000000												

LEN

Master Process Data length

Data length in bytes

5.7.10 DPD1/2 (0x28/0x48)

0-32

Table 19. DPD1/2 (0x28/0x48)



Bit 7 6 5 4 3 2 1										
Default:0b0000000 LEN Device Process Data length 0-32 Data length in bytes 5.7.11 CYCT1/2 (0x29/0x49) Fable 20. CYCT1/2 (0x29/0x49) Bit 7 6 5 4 3 2 1										
LEN Device Process Data length 0-32 Data length in bytes 5.7.11 CYCT1/2 (0x29/0x49) Table 20. CYCT1/2 (0x29/0x49) Bit 7 6 5 4 3 2 1										
0-32 Data length in bytes 5.7.11 CYCT1/2 (0x29/0x49) Fable 20. CYCT1/2 (0x29/0x49) Bit 7 6 5 4 3 2 1										
5.7.11 CYCT1/2 (0x29/0x49) Fable 20. CYCT1/2 (0x29/0x49) Bit 7 6 5 4 3 2 1										
Table 20. CYCT1/2 (0x29/0x49) Bit 7 6 5 4 3 2 1										
Table 20. CYCT1/2 (0x29/0x49) Bit 7 6 5 4 3 2 1										
Bit 7 6 5 4 3 2 1										
Bit 7 6 5 4 3 2 1										
Name BASE MULT										
Access R/W R/W										
Default:0b0000000										
BASE Base/offset for cycle time										
0b00 BASE is 100 μs; no OFFSET; disabled if MULT is 0										
0b01 BASE is 400 μs; OFFSET is 6.4 ms										
0b10 BASE is 1.6 ms; OFFSET is 32 ms										
0b11 Reserved										
MULT Multiplier for cycle time										

t_{CYC} = OFFSET + BASE * MULT

5.7.12 FHD1/2 (0x2A/0x4A)

Table 21. FHD1/2 (0x2A/0x4A)

Bit	7	6	5	4	3	2	1	0				
Name		DATA										
Access		R/W										
Default:0b0000000												

Received/transmitted value over frame handler

0-255

DATA

Read returns buffed input data, write buffers output data

5.7.13 BLVL1/2 (0x2B/0x4B)

Bit	7	6	5	4	3	2	1	0
Name			<u>.</u>	FC	NT	•	•	
Access				R	/W			
		Default:0b0000000						
FCNT		Fill count of fra	me handler input	buffer				
	0-64	Current input b	ouffer fill count					

5.7.14 IMSK1/2 (0x2C/0x4C)

Table 23. IMSK1/2 (0x2C/0x4C)

Bit	7	6	5	4	3	2	1	0				
Name		reserved		SD	SOR	SOT	CYCT	LVI				
Access		-		R/W	R/W	R/W	R/W	R/V				
4			D	efault:0b000111	11							
LVL		Level interrupt										
	0b0	Enabled; interr	upt trigger level is	defined in corre	sponding TRSH r	egisters						
	0b1	Disabled; no in	terrupt is triggere	d								
CYCT		Cycle time inte	rrupt									
	0b0		upt is triggered af	ter end of cycle,	only in master mo	ode						
	0b1	Disabled; no in	terrupt is triggeree	b								
SOT		Start of transm	ission interrupt									
	0b0	Enabled; interr	upt is triggered or	start of transmis	ssion							
	0b1	Disabled; no interrupt is triggered										
SOR		Start of reception interrupt										
	0b0	Enabled; interrupt is triggered on start of reception										
	0b1	Disabled; no interrupt is triggered Start of transmission interrupt Enabled; interrupt is triggered on start of transmission Disabled; no interrupt is triggered Start of reception interrupt Enabled; interrupt is triggered on start of reception Disabled; no interrupt is triggered Short detection interrupt Enabled; interrupt is directly triggered when a short gets detected Disabled; no interrupt is triggered										
SD		Short detection	Short detection interrupt									
	0b0	Enabled; interr	upt is directly trigg	ered when a sho	ort gets detected							
	0b1	Disabled; no in	terrupt is triggere	b								
.7.15 LS	SEQ1/2	(0x2D/0x4[))									

Bit	7	6	5	4	3	2	1	0			
Name				S	EQ						
Access	ss R/W										
			De	efault:0b000000	000						
SEQ LED blinking sequence 0x00 Always off											
											0x01-0xFE Blinking; 0b0 represents off-state; 0b1 represents on-state; LSB processed first
	0xFF Always on										

5.7.16 LHLD1/2 (0x2E/0x4E)

Table 25. LHLD1/2 (0x2E/0x4E)

Bit	7	6	5	4	3	2	1	0		
Name		HL	DH		HLDL					
Access		R	W		R/W					
Default:0b0000000										

HLDL		LED hold time configuration for off-state
	0-15	Base time multiplier
HLDH		LED hold time configuration for on-state
	0-15	Base time multiplier

 t_{HLDL} = 50 ms + 50 ms * HLDL t_{HLDH} = 50 ms + 50 ms * HLDH

5.7.17 CFG1/2 (0x2F/0x4F)

Bit	7	6	5	4	3	2	1	0					
Name	GEN		reserved		ILED	SDINT	RAT	ICQ					
Access	R/W		-		R/W	R/W	R/W	R/W					
			Default:0b0000000										
ICQ		Current sink	rent sink configuration for C/Q										
	0b0	Current sink	rent sink disabled										
	0b1	10 mA curre	mA current sink enabled										
RAT		Input thresh	old configuratio	n for C/Q									
	0b0	Static input page <u>36</u>	hreshold accor	ding to IO-Li	nk specificatior	n. See CM3120	reference doc	cuments					
	0b1	Ratiometric	input threshold	for lower LP	voltages								
SDINT		Short detect	ion mode										
	0b0	External sho	ort detection; sh	unt required									
	a . <i>i</i>		ternal short detection; on shunt required										
	0b1	Internal sho	t detection; no	shunt require	ed								
ILED	061	Internal sho LED driving		shunt require	ed								
ILED	0b1 0b0		current	shunt require	ed								
ILED		LED driving	current ng current	shunt require	ed								
ILED	060	LED driving 5.0 mA drivi	current ng current ng current	shunt require	ed								
	060	LED driving 5.0 mA drivi 10 mA drivir	current ng current ng current	shunt require	ed								

5.7.18 TRSH1/2 (0x30/0x50)

0-63

Table 27. TRSH1/2 (0x30/0x50)

Bit	7	7 6 5 4 3 2 1											
Name		TLVL											
Access		R/W											
	Default:0b0000000												

TLVL

Input buffer threshold level

Trigger interrupt after TLVL received characters; activate in IMSK register

5.7.19 STAT (0x60)

Table 28. STAT (0x60)

Bit	7	6	5	4	3	2	1	0				
Name	TEMP	VCCOK	GDIS2	CDIS2	SD2	GDIS1	CDIS1	SD				
Access	R	R	R	R	R	R	R	R				
			C	efault:0b011001	00							
SD1/2		Short detected	indicator									
	0b0	No short detect	ed									
	0b1	Short detected										
CDIS1/2		Channel disable	ed indicator									
	0b0	Channel driver	annel driver enabled									
	0b1	Channel driver	disabled									
GDIS1/2		Gate disabled i	ndicator									
	0b0	Gate driver ena	bled									
	0b1	Gate driver disa	abled									
VCCOK		VCC Voltage m	onitor									
	0b0	Voltage too hig	n/low									
	0b1	Voltage inside v	valid range; (VC0	C _{OK_MIN} < VCC)	or (VCC > VCC _O	_{K_MAX})						
TEMP		Temperature m	onitor									
	0b0	Temperature of	ແay; ϑ _{JUNC} ≤ ϑ _{INT}									
	0b1	High temperatu	re detected;	_{NC} > ឋិ _{INT}								

		Default:0b01100100
SD1/2		Short detected indicator
	0b0	No short detected
	0b1	Short detected
CDIS1/2		Channel disabled indicator
	0b0	Channel driver enabled
	0b1	Channel driver disabled
GDIS1/2		Gate disabled indicator
	0b0	Gate driver enabled
	0b1	Gate driver disabled
VCCOK		VCC Voltage monitor
	0b0	Voltage too high/low
	0b1	Voltage inside valid range; (VCC _{OK_MIN} < VCC) or (VCC > VCC _{OK_MAX})
TEMP		Temperature monitor
	0b0	Temperature okay; $\vartheta_{JUNC} \le \vartheta_{INT}$
	0b1	High temperature detected; $\vartheta_{JUNC} > \vartheta_{INT}$

5.7.20 SMSK (0x61)

Table 29. SMSK (0x61)

SC1-4

Bit	7	6	5 4		3	3 2		0					
Name	S	C4	S	C3	SC	C2	SC1						
Access	R/	W	R	W	R/	W	R/W						
	Default:0b0000000												

2

	Synchronization masks 1-4
0b00	disable synchronization signals
0b01	enable synchronization signal for channel 1
0b10	enable synchronization signal for channel 2
0b11	enable synchronization signals for channels 1 and

2 5.7.21 SYNC (0x62)

Bit	7	6	5	4	3	2	1	0
Name	re	served	PRE	LED	ST4	ST3	ST2	ST
Access		-	W	W	W	W	W	W
			D	efault:0b000000	00	•		
ST1-4		Synchronous s	start of transmission	on trigger				
	0b1	Write 0b1 to tr	igger start of trans	mission; depend	s on correspondi	ng SC1-4 mask		
LED		LED output sy	nchronization					
	0b1	Write 0b1 to tr	igger synchroniza	tion				
PRE		LED prescaler	synchronization					
	0b1	Write 0b1 to tr	igger synchroniza	tion				

5.7.22 PROT (0x63)

Table 31. PROT (0x63)

Bit	7	6	5	4	3	2	1	0					
Name	reserved	TEMP	VCCH	VCCL	reserved	PTEMP	PVCCH	PVCCL					
Access	-	R	R	R	-	R/W	R/W	R/W					
			D	efault:0b000001	11	•		•					
PVCCL		VCC low voltag	e protection										
	0b0	Protection disa	bled										
	0b1	Protection enal	oled; disable outp	outs driver if VCC	C < VCC _{OK_MIN}								
PVCCH		VCC high volta	ge protection										
	0b0	Protection disa	bled										
	0b1	Protection enal	oled; disable outp	outs driver if VCC	C > VCC _{OK_MAX}								
PTEMP		High temperatu	temperature protection										
	0b0	Protection disa	bled										
	0b1	Protection enal	oled; disable outp	out driver if ϑ_{JUNC}	> ϑ _{INT}								
VCCL		VCC low voltag	e monitor										
	0b0	Voltage not too	low										
	0b1	Voltage too low	, VCC < VCC _{OK}	_MIN									
VCCH		VCC high volta	ge monitor										
	0d0	Voltage not too	high										
	0b1	Voltage too hig	h; VCC > VCC _{OP}	K_MAX									
TEMP		Temperature m	ionitor										
	0d0	Temperature of	kay; ϑ _{JUNC} ≤ ϑ _{INT}										
	0b1	High temperatu	ire detected;	_{NC} > ϑ _{INT}									

ARCHIVE INFORMATION

5.7.23 INT (0x64)

Table 32. INT (0x64)

Bit	7	6	5	4	3	2	1	0				
Name	IMODE		reserved ISTAT ICH2 ICI									
Access	R/W		- R/W R/W R/W									
		·	Default:0b0000000									
ICH1/2		Channel 1/2 inte	annel 1/2 interrupt									
	0b0	No channel 1/2	channel 1/2 interrupt									
	0b1	Channel 1/2 inte	Channel 1/2 interrupt occurred; write 0b1 to clear									
ISTAT		Status interrupt										
	0b0	No status interr	upt									
	0b1	Status interrupt	occurred; write	0b1 to clear								
IMODE		Interrupt mode	errupt mode									
	0b0	Interrupt mode	1									
	0b1	Alternative inter	rupt mode 2									

			1 ,					
ISTAT		Status interrup	t					
	0b0	No status inter	rupt					
	0b1	Status interrup	t occurred; write 0	b1 to clear				
IMODE		Interrupt mode						
	0b0	Interrupt mode	1					
	0b1	Alternative inte	errupt mode 2					
.7.24 R	EV (0x70)						
	_ (•/// •	/						
able 33. RE	V (0x70)							
Bit	7	6	5	4	3	2	1	0
Name			l l 1AJ				/in	
Access			R				R	
				efault:0b0010000)1			
MAJ		Major revision	code					
	2	, Latest major re						
MIN		Minor revision						
	1	Latest minor re						
	I	Latest minor re						

6 Typical applications

6.1 Introduction

The CM3120 can be configured in different applications. Figure 10 and Figure 11 show the CM3120 in a typical application.

VIN

6.1.1 Application diagram





1) Surge protection circuitry for channels needs to be applied externally.





1) Surge protection circuitry for channels needs to be applied externally.

2) Optional

3) Typically 0.5 Ω

4) e.g. PMPB85ENEA

Figure 11. Application diagram using external drivers/external current sense

ARCHIVE INFORMATION

7 Packaging

EXPOSED DIE ATTACH PAD D Α AA PIN 1 CORNER D1 В ในบบบบปุ่มบบบบบปุ่ 48 \oplus חחחחחחחח מטקטמטטט Π ш านี้ขอปังชุมชาวิ A ь∕∆ // 0 1 C 0°~12 1 <u>_____</u> (A3) <u> A1</u> DETAIL A

7.1 Package mechanical dimensions

Symbol	Α	A1	A2	A3	b	С	D	D1	E	E1	е	J	к	L
Min	0.80	0.00	0.65		0.18	0.24				_		3.50	3.50	0.30
Тур	0.90	0.02	-	0.203 REF.	0.25	0.42	7.00 BSC.	6.75 BSC.	7.00 BSC.	6.75 BSC.	0.50 BSC.	3.70	3.70	0.40
Max	1.00	0.05	1.00		0.30	0.60						3.90	3.90	0.50

UNIT: mm

ARCHIVE INFORMATION

NOTES :

- 1. JEDEC : MO-220-J.
- DIE THICKNESS ALLOWABLE IS 0.305mm MAXIMUM (0.012 INCHES MAXIMUM).
- ▲ DIMENSION APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.2 AND 0.25mm FROM TERMINAL TIP,
- ▲ THE PIN #1 IDENTIFIER NUST BE PLACED ON THE TOP SURFACE OF THE PACKAGE BY USING INDENTATION MARK OR OTHER FEATURE OF PACKAGE BODY.
- A EXACT SHAPE AND SIZE OF THIS FEATURE IS OPTIONAL
- APPLIED FOR EXPOSED PAD AND TERNINALS, EXCLUDE ENBEDDING PART OF EXPOSED PAD FROM MEASURING.
- A APPLIED ONLY TO TERMINALS.
- A EXACT SHAPE OF EACH CORNER IS OPTIONAL

8 Tape and reel information

8.1 Tape package



9.50

10,80

9.50

10.80

2.20

1.70

7.50

12.00

16.00

+/- 0.1

+/- 0.1

+/- 0.1

+/- 0.1

+/- 0.1

+/- 0.1

+/- 0.1

+/- 0.1

Αo

Α2

Bo

B 2

Ko

Κ1

F

P 1

W



ALL DIMENSIONS IN MILLIMETRES UNLESS OTHERWISE STATED.



ARCHIVE INFORMATION

8.2 Reel information



Symbol	Α	В	С	D	W ₁ QFN48
Min	-	1.5	12.8	20.2	17.25
Тур	-	-	13.0	-	-
Max	330	-	13.5	-	17.75

Figure	13.	Reel	package
--------	-----	------	---------

ARCHIVE INFORMATION

9 Reference section

Table 34. CM3120 reference documents

Description	URL	
Reference web sites	Reference URL locations	
IO-Link Interface and System	http://www.io-link.com/share/Downloads/Spec-Interface/IOL-Interface-Spec_10002_V112_Jul13.pdf	

10 Revision history

Revision	Date	Description of changes		
1.0	9/2015	Initial release		
1.0	8/2016	Updated to NXP document form and style		

How to Reach Us:

Home Page: NXP.com

Web Support: http://www.nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation, consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by the customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

http://www.nxp.com/terms-of-use.html.

NXP, the NXP logo, Freescale, the Freescale logo, and SMARTMOS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved. © 2016 NXP B.V.

Document Number: CM3120 Rev. 1.0 7/2016

