

## Galvanically isolated 4 A single gate driver



#### **Features**

- High voltage rail up to 1700 V
- Driver current capability: 4 A sink/source @25°C
- dV/dt transient immunity ±100 V/ns in full temperature range
- Overall input-output propagation delay: 75 ns
- · Separate sink and source option for easy gate driving configuration
- 4 A Miller CLAMP dedicated pin option
- UVLO function
- · Gate driving voltage up to 26 V
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- · Temperature shut-down protection
- · Standby function
- Narrow body SO8
- UL 1577 recognized

#### **Application**

- Motor driver for home appliances, factory automation, industrial drives and fans.
- 600/1200 V inverters
- · Battery chargers
- Induction heating
- Welding
- UPS
- Power supply units
- DC-DC converters
- Power Factor Correction

#### Product status link

STGAP2S

#### Product label



### **Description**

The STGAP2S is a single gate driver which provides galvanic isolation between the gate driving channel and the low voltage control and interface circuitry.

The gate driver is characterized by 4 A capability and rail-to-rail outputs, making the device also suitable for mid and high power applications such as power conversion and motor driver inverters in industrial applications. The device is available in two different configurations. The configuration with separated output pins allows to independently optimize turn-on and turn-off by using dedicated gate resistors. The configuration featuring single output pin and Miller CLAMP function prevents gate spikes during fast commutations in half-bridge topologies. Both configurations provide high flexibility and bill of material reduction for external components.

The device integrates UVLO and thermal shutdown protection functions to facilitate the design of highly reliable systems. Dual input pins allow the selection of signal polarity control and implementation of HW interlocking protection to avoid cross-conduction in case of controller malfunction. The input to output propagation delay is less than 75 ns, which delivers high PWM control accuracy. A standby mode is available to reduce idle power consumption.



# 1 Block diagram

Figure 1. Block diagram - separated outputs option





Figure 2. Block diagram - single output and Miller clamp option



DS12541 - Rev 3 page 2/23



## 2 Pin description and connection diagram

Figure 3. Pin connection (top view), separated outputs option




Figure 4. Pin connection (top view), single output and Miller clamp option




Table 1. Pin description

Pin	no.	Pin name	Type	Function
Figure 3	Figure 4	Fill liallie	Туре	Function
1	1	VDD	Power supply	Driver logic supply voltage.
2	2	IN+	Logic input	Driver logic input, active high.
3	3	ĪN-	Logic input	Driver logic input, active low
4	4	GND	Power supply	Driver logic ground.
5	5	VH	Power supply	Gate driving positive voltage supply.
-	6	GOUT	Analog output	Sink/source output.
-	7	CLAMP	Analog output	Active Miller clamp.
6	-	GON	Analog output	Source output.
7	-	GOFF	Analog output	Sink output.
8	8	GNDISO	Power supply	Gate driving Isolated ground.

DS12541 - Rev 3 page 3/23



### 3 Electrical data

## 3.1 Absolute maximum ratings

Table 2. Absolute maximum ratings

Symbol	Parameter	Test condition	Min.	Max.	Uni t
VDD	Logic supply voltage vs. GND	-	-0.3	6.5	V
V <sub>LOGIC</sub>	Logic pins voltage vs. GND	-	-0.3	6.5	V
VH	Positive supply voltage (VH vs. GNDISO)	-	-0.3	28	V
V <sub>OUT</sub>	Voltage ongate driver outputs (GON, GOFF, CLAMP vs. GNDISO)	-	- 0.3	VH +0.3	V
V <sub>ISO-OP</sub>	Input to output isolation voltage (GND vs. GNDISO)	DC or peak	-1700	+1700	V
TJ	Junction temperature	-	-40	150	°C
T <sub>S</sub>	Storage temperature	-	-50	150	°C
P <sub>Din</sub>	Power dissipation input chip	T <sub>A</sub> = 25 °C	-	21	mW
P <sub>Dout</sub>	Power dissipation output chip	T <sub>A</sub> = 25 °C	-	850	mW
ESD	HBM (human body model)	-		2	kV

#### 3.2 Thermal data

Table 3. Thermal data

Symbol	Parameter	Package	Value	Unit
R <sub>th(JA)</sub>	Thermal resistance junction to ambient	SO-8	123	°C/W

## 3.3 Recommended operating conditions

Table 4. Recommended operating conditions

Symbol	Parameter	Test conditions	Min.	Max.	Unit
VDD	Logic supply voltage vs. GND	-	3.1	5.5	V
V <sub>LOGIC</sub>	Logic pins voltage vs. GND	-	0	5.5	V
VH	Positive supply voltage (VH vs. GNDISO)	-	9.6	26	V
F <sub>SW</sub>	Maximum switching frequency <sup>(1)</sup>	-	-	1	MHz
t <sub>OUT</sub>	Output pulse width (GOUT, GON-GOFF)	-	100	-	ns
TJ	Operating junction temperature	-	-40	125	°C

<sup>1.</sup> Actual limit depends on power dissipation and  $T_J$ .

DS12541 - Rev 3 page 4/23



## 4 Electrical characteristics

**Table 5. Electrical characteristics** 

(TJ = 25 °C, VH = 15 V, VDD = 5 V, unless otherwise specified)

Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Dynamic o	haracterist	ics					
t <sub>Don</sub>	IN+, IN-	Input to output propagation delay ON	-	50	75	90	ns
t <sub>Doff</sub>	IN+, IN-	Input to output propagation delay OFF	-	50	75	90	ns
t <sub>r</sub>	-	Rise time	C <sub>L</sub> =4.7 nF, 10% ÷ 90%	-	30	-	ns
t <sub>f</sub>	-	Fall time	C <sub>L</sub> =4.7 nF, 90% ÷ 10%	-	30	-	ns
PWD	-	Pulse width distortion  tDon -tDoff	-	-	-	20	ns
t <sub>deglitch</sub>	IN+, IN-	Inputs deglitch filter	-	-	20	40	ns
CMTI <sup>(1)</sup>	-	Common-mode transient immunity,  d <sub>VISO</sub> /dt	V <sub>CM</sub> = 1500 V, see Figure 13	100	-	-	V/ns
Supply vo	Itage						
VH <sub>on</sub>	-	VH UVLO turn-on threshold	-	8.6	9.1	9.6	V
VH <sub>off</sub>	-	VH UVLO turn-off threshold	-	7.9	8.4	8.9	V
VH <sub>hyst</sub>	-	VH UVLO hysteresis	-	0.60	0.75	0.95	V
I <sub>QHU</sub>	-	VH undervoltage quiescent supply current	VH =7 V	-	1.3	1.8	mA
I <sub>QH</sub>	-	VH quiescent supply current	-	-	1.3	1.8	mA
I <sub>QHSBY</sub>	-	Standby VH quiescent supply current	Standby mode	-	400	550	μA
SafeClp	-	GOFF active clamp	I <sub>GOFF</sub> =0.2 A; VH floating	-	2	2.3	V
I <sub>QDD</sub>	-	VDD quiescent supply current	-	-	1	1.3	mA
I <sub>QDDSBY</sub>	-	Standby VDD quiescent supply current	Standby mode	-	40	65	μA
Logic inpu	its		'	,			
V <sub>il</sub>	IN+, IN-	Low level logic threshold voltage	-	0.29 ·VDD	1/3 · VDD	0.37 · VDD	V
V <sub>ih</sub>	IN+, IN-	High level logic threshold voltage	-	0.62 ·VDD	2/3 · VDD	0.70 · VDD	V
I <sub>INh</sub>	IN+, IN-	INx logic "1" input bias current	INx = 5 V	33	50	77	μΑ
I <sub>INI</sub>	IN+, IN-	INx logic "0" input bias current	INx = GND	-	-	1	μA
R <sub>pd</sub>	IN+, IN-	Inputs pull-down resistors	INx = 5 V	65	100	150	kΩ
Driver buff	fer section						
		T <sub>J</sub> =25 °C	-	4	-		
I <sub>GON</sub>	-	Source short-circuit current	T <sub>J</sub> =-40 ÷ +125 °C <sup>(1)</sup>	3	-	5	Α
V <sub>GONH</sub>	-	Source output high level voltage	I <sub>GON</sub> =100 mA	VH -0.15	VH -0.125	-	V

DS12541 - Rev 3 page 5/23



Symbol	Pin	Parameter	Test conditions	Min.	Тур.	Max.	Unit
R <sub>GON</sub>	-	Source R <sub>DS_ON</sub>	I <sub>GON</sub> =100 mA	-	1.125	1.5	Ω
		T <sub>J</sub> =25 °C	-	4	-		
IGOFF	-	Sink short-circuit current	T <sub>J</sub> =-40 ÷ +125 °C <sup>(1)</sup>	3	-	5	A
V <sub>GOFFL</sub>	-	Sink output low level voltage	I <sub>GOFF</sub> =100 mA	-	96	120	mV
R <sub>GOFF</sub>	-	Sink R <sub>DS_ON</sub>	I <sub>GOFF</sub> =100 mA	-	0.96	1.2	Ω
Miller Clam	pfunction	(STGAP2SC only)					
V <sub>CLAMPth</sub>	-	CLAMP voltage threshold	V <sub>CLAMP</sub> vs. GNDISO	1.3	2	2.6	V
			V <sub>CLAMP</sub> =15 V	-			
I <sub>CLAMP</sub> -	CLAMP short-circuit current	$T_J = 25 ^{\circ}\text{C}$ $T_J = -40 \div +125 ^{\circ}\text{C}^{(1)}$	-	4	-	A	
			2	-	5		
V <sub>CLAMP_L</sub>	-	CLAMP low level output voltage	I <sub>CLAMP</sub> =100 mA	-	96	115	mV
R <sub>CLAMP</sub>	-	CLAMP RDS_ON	I <sub>CLAMP</sub> =100 mA	-	0.96	1.15	Ω
Overtempe	rature pro	otection					
T <sub>SD</sub>	-	Shutdown temperature	-	170	-	-	°C
T <sub>hys</sub>	-	Temperature hysteresis	-	-	20	-	°C
Standby							
t <sub>STBY</sub>	-	Standby time	See Section 5.3	200	280	500	μs
t <sub>WUP</sub>	-	Wake-up time	See Section 5.3	10	20	35	μs
t <sub>awake</sub>	-	Wake-up delay	See Section 5.3	90	140	200	μs
t <sub>stbyfilt</sub>	-	Standby filter	See Section 5.3	200	280	800	ns

<sup>1.</sup> Characterization data, not tested in production.

Table 6. Isolation related package specifications

Parameter	Symbol	Value	Unit	Conditions	
Clearance	CLR	4	mm	Measured from input terminals to output terminals,	
(Minimum External Air Gap )				shortest distance through air	
Creepage (*)	CPG	4		Measured from input terminals to output terminals, shortest distance path along body	
(Minimum External Tracking)	CFG	4			
Comparative Tracking Index	СТІ	≥ 400	V	DIN IEC 112/VDE 0303 Part 1	
(Tracking Resistance)		<u> - 400</u>	V	DIN IEO 112/VDE 0303 FAIT I	
Isolation Group		П		Material Group (DIN VDE 0110, 1/89, Table 1)	

DS12541 - Rev 3 page 6/23



Table 7. Isolation characteristics

Parameter	Symbol	Test conditions	Characteristic	Unit
		Method a, Type test		
		V <sub>PR</sub> = 2720, t <sub>m</sub> = 10 s	2720	$V_{PEAK}$
Input to Output test voltage	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	Partial discharge < 5 pC		
In accordance with VDE 0884-11	V <sub>PR</sub>	Method b1, 100 % Production test		
		V <sub>PR</sub> = 3200, t <sub>m</sub> = 1 s	3200	V <sub>PEAK</sub>
		Partial discharge < 5 pC		
Transient Overvoltage	V	t <sub>ini</sub> = 60 s, Type test	4800	V
(Highest Allowable Overvoltage)	V <sub>IOTM</sub>	t <sub>ini</sub> – 60 s, Type test	4600	$V_{PEAK}$
Maximum Surge Test Voltage	V <sub>IOSM</sub>	Type test	4800	$V_{PEAK}$
Isolation Resistance	R <sub>IO</sub>	V <sub>IO</sub> = 500 V, Type test	>10 <sup>9</sup>	Ω

Table 8. UL 1577 isolation voltage ratings

Description	Symbol	Characteristic	Unit
Isolation Withstand Voltage, 1 min (Type test)	V <sub>ISO</sub>	2828/4000	V <sub>rms</sub> / P <sub>EAK</sub>
Isolation Voltage, 1 sec (100% production)	V <sub>ISOtest</sub>	3394/4800	V <sub>rms</sub> / P <sub>EAK</sub>

Recognized under the UL 1577 Component Recognition Program - file number E362869.

DS12541 - Rev 3 page 7/23




### 5 Functional description

#### 5.1 Gate driving power supply and UVLO

The STGAP2S is a flexible and compact gate driver with 4 A output current and rail-to-rail outputs. The device allows implementation of either unipolar or bipolar gate driving.

Figure 5. Power supply configuration for unipolar and bipolar gate driving



Undervoltage protection is available on VH supply pin. A fixed hysteresis sets the turn-off threshold, thus avoiding intermittent operation.

When VH voltage goes below the VH<sub>off</sub> threshold, the output buffer goes in "safe state". When VH voltage reaches the VH<sub>on</sub> threshold, the device returns to normal operation and sets the output according to actual input pins status.

The VDD and VH supply pins must be properly filtered with local bypass capacitors. The use of capacitors with different values in parallel provides both local storage for impulsive current supply and high-frequency filtering. The best filtering is obtained by using low-ESR SMT ceramic capacitors, which are therefore recommended. A 100 nF ceramic capacitor must be placed as close as possible to each supply pin, and a second bypass capacitor with value in the range between 1 µF and 10 µF should be placed close to it.

#### 5.2 Power up, power down and 'safe state'

The following conditions define the "safe state":

- GOFF = ON state
- GON = high impedance
- CLAMP = ON state (for STGAP2SC)

Such conditions are maintained at power up of the isolated side ( $VH < VH_{on}$ ) and during whole device power down phase ( $VH < VH_{off}$ ), regardless of the value of the input pins.

The device integrates a structure which clamps the driver output to a voltage not higher than SafeClp when VH voltage is not high enough to actively turn the internal GOFF MOSFET on. If VH positive supply pin is floating or not supplied the GOFF pin is therefore clamped to a voltage smaller than SafeClp.

If the supply voltage VDD of the control section of the device is not supplied, the output is put in *safestate*, and remains in such condition until the VDD voltage returns within operative conditions.

After power-up of both isolated and low voltage side the device output state depends on the input pins' status.

DS12541 - Rev 3 page 8/23



#### 5.3 Control inputs

The device is controlled through the IN+ and IN- logic inputs, in accordance to the truth table described in Table 9.

Table 9. Inputs truth table (applicable when device is not in UVLO or "safe state")

Input	pins	Output pins		
IN+	IN-	GON	GOFF	
L	L	OFF	ON	
Н	L	ON	OFF	
L	Н	OFF	ON	
Н	Н	OFF	ON	

Adeglitch filter allow the input pins to ignore signals with duration shorter than  $t_{deglitch}$ , so preventing noise spikes possibly present in the application from generating unwanted commutations.

### 5.4 Miller clamp function

The Miller clamp function allows the control of the Miller current during the power stage switching in half-bridge configurations. When the external power transistor is in the OFF state, the driver operates to avoid the induced turn-on phenomenon that may occur when the other switch in the same leg is being turned on, due to the  $C_{GD}$  capacitance.

During the turn-off period the gate of the external switch is monitored through the CLAMP pin. The CLAMP switch is activated when gate voltage goes below the voltage threshold.  $V_{CLAMPth}$ , thus creating a low impedance path between the switch gate and the GNDISO pin.

#### 5.5 Watchdog

The isolated HV side has a watchdog function in order to identify when it is not able to communicate with LV side, for example because the VDD of the LV side is not supplied. In this case the output of the driver is forced in "safe state" until communication link is properly established again.

#### 5.6 Thermal shutdown protection

The device provides a thermal shutdown protection. When junction temperature reaches the TSD temperature threshold, the device is forced in "safe state". The device operation is restored as soon as the junction temperature is lower than  $T_{SD}$  -  $T_{hys}$ .

DS12541 - Rev 3 page 9/23



### 5.7 Standby function


Inorder to reduce the power consumption of both control interface and gate driving sides the device can be put in standby mode. In standby mode the quiescent current from VDD and VH supply pins is reduced to I<sub>QDDSBY</sub> and I<sub>QHSBY</sub> respectively, and the output remains in 'safe state' (the output is actively forced low).

The way to enter standby is to keep both IN+ and IN- high ("standby" value) for a time longer than t<sub>STBY</sub>. During standby the inputs can change from the "stand-by" value.


To exit stand-by, IN+ and IN- must be put in any combination different from the "standby" value for a time longer than tstbyfilt , and then in the "standby" value for a time t such that  $t_{WUP} < t < t_{STBY}$ .

When the input configuration is changed from the "standby" value the output is enabled and set according to inputs state after a time  $t_{awake}$ .

Figure 6. Standby state sequences



#### Sequence to exit stand-by mode



DS12541 - Rev 3 page 10/23



# Typical application diagram

Figure 7. Typical application diagram - separated outputs





Figure 8. Typical application diagram - separated outputs and negative gate driving




DS12541 - Rev 3 page 11/23



Figure 9. Typical application diagram - Miller clamp

Figure 10. Typical application diagram - Miller clamp and negative gate driving



DS12541 - Rev 3 page 12/23



## 7 Layout

#### 7.1 Layout guidelines and considerations

Inorder to optimize the PCB layout, following considerations should be taken into account:

- SMT ceramic capacitors (or different types of low-ESR and low-ESL capacitors) must be placed close to each supply rail pins. A 100 nF capacitor must be placed between VDD and GND and between VH and GNDISO, as close as possible to device pins, in order to filter high-frequency noise and spikes. In order to provide local storage for pulsed current a second capacitor with value in the range between 1 µF and 10 µF should also be placed close to the supply pins.
- As a good practice it is suggested to add filtering capacitors close to logic inputs of the device (IN+, IN-), in particular for fast switching or noisy applications.
- The power transistors must be placed as close as possible to the gate driver, so to minimize the gate loop area and inductance that might bring to noise or ringing.
- To avoid degradation of the isolation between the primary and secondary side of the driver, there should not be any trace or conductive area below the driver.
- If the system has multiple layers, it is recommended to connect the VH and GNDISO pins to internal ground
  or power planes through multiple vias of adequate size. These vias should be located close to the IC pins to
  maximize thermal conductivity.

### 7.2 Layout example

Anexample of STGAP2SC Half-Bridge PCB layout with main signals highlighted by different colors is shown in Figure 11. It is recommended to follow this example for proper positioning and connection of filtering capacitors.




Figure 11. Layer traces and copper



DS12541 - Rev 3 page 13/23



# 8 Testing and characterization information

Figure 12. Timings definition





Figure 13. CMTI test circuit



DS12541 - Rev 3 page 14/23




## **Package information**


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

#### **SO-8 package information** 9.1

**DETAIL** F e/2 √ h X 45° 6X e daaM ∪M

Figure 14. SO-8 package outline





DS12541 - Rev 3 page 15/23



Table 10. SO-8 package mechanical data


Dim.	mm			Notes
Dim.	Min.	Тур.	Max.	Notes
Α	1.35		1.75	
A1	0.1		0.25	
b	0.35		0.49	
С	0.19		0.25	
D	4.8		5	
E1	3.8	3.9	4	
Е	5.8	6	6.2	
е		1.27 BSC		
L	0.4		1.25	
h	0.25		0.5	
θ	0		7	
Θ1	2		12	
aaa		0.25		
bbb		0.25		
ccc		0.1		

DS12541 - Rev 3 page 16/23



# 10 Suggested land pattern

Figure 15. SO-8 suggested land pattern



DS12541 - Rev 3 page 17/23



# 11 Ordering information

**Table 11. Device summary** 

Order code	Output configuration	Package marking	Package	Packaging
STGAP2SM	GON-GOFF	GAP2S2	SO-8	Tube
STGAP2SMTR	GON-GOFF	GAP2S2	SO-8	Tape and reel
STGAP2SCM	GOUT-CLAMP	GAP2SC2	SO-8	Tube
STGAP2SCMTR	GOUT-CLAMP	GAP2SC2	SO-8	Tape and reel

DS12541 - Rev 3 page 18/23



# **Revision history**

**Table 12. Document revision history** 

Date	Version	Changes
06-Jun-2018	1	Initial release.
16-Jul-2021	2	Updated Table 4, Table 5, Table 10 and Section 7 Added Table 6, Table 7 and Table 8
25-Jul-2022	3	Updated Section 3.1 Absolute maximum ratings, added UL file certification

DS12541 - Rev 3 page 19/23



## **Contents**

1	Bloc	k diagram	2	
2	Pin d	lescription and connection diagram	3	
3	Electrical data			
	3.1	Absolute maximum ratings	4	
	3.2	Thermal data	4	
	3.3	Recommended operating conditions	4	
4	Elect	rical characteristics	5	
5	Fund	tional description	8	
	5.1	Gate driving power supply and UVLO	8	
	5.2	Power up, power down and 'safe state'	8	
	5.3	Control inputs	9	
	5.4	Miller clamp function	9	
	5.5	Watchdog	9	
	5.6	Thermal shutdown protection	9	
	5.7	Standby function	. 10	
6	Туріс	cal application diagram	.11	
7	Layo	ut	.13	
	7.1	Layout guidelines and considerations	. 13	
	7.2	Layout example	. 13	
8	Testi	ng and characterization information	.14	
9	Pack	age information	.15	
	9.1	[Package name] package information	. 15	
10	Sugg	jested land pattern	.17	
11	Orde	ring information	.18	
Rev	ision l	history	.19	
		•••••		
		ıles		
		ures		
			_	



## **List of tables**

Table 1.	Pin description	3
Table 2.	Absolute maximum ratings	4
Table 3.	Thermal data	4
Table 4.	Recommended operating conditions	4
Table 5.	Electrical characteristics	5
Table 6.	Isolation related package specifications	6
Table 7.	Isolation characteristics	7
Table 8.	UL 1577 isolation voltage ratings	7
Table 9.	Inputs truth table (applicable when device is not in UVLO or "safe state")	9
Table 10.	SO-8 package mechanical data	6
Table 11.	Device summary	8
Table 12.	Document revision history	9



# **List of figures**

Figure 1.	Block diagram - separated outputs option	. 2
Figure 2.	Block diagram - single output and Miller clamp option	. 2
Figure 3.	Pin connection (top view), separated outputs option	. 3
Figure 4.	Pin connection (top view), single output and Miller clamp option	. 3
Figure 5.	Power supply configuration for unipolar and bipolar gate driving	. 8
Figure 6.	Standby state sequences	10
Figure 7.	Typical application diagram - separated outputs	11
Figure 8.	Typical application diagram - separated outputs and negative gate driving	11
Figure 9.	Typical application diagram - Miller clamp	12
Figure 10.	Typical application diagram - Miller clamp and negative gate driving	12
Figure 11.	Layer traces and copper	
Figure 12.	Timings definition	14
Figure 13.	CMTI test circuit	
Figure 14.	SO-8 package outline	15
Figure 15.	SO-8 suggested land pattern	17



#### **IMPORTANT NOTICE - READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

DS12541 - Rev 3 page 23/23