

TDA75610SEP

Datasheet - production data

4 x 45 W power amplifier with full I²C diagnostics, high efficiency and low voltage operation



Features

- Multipower BCD technology
- MOSFET output power stage
- DMOS power output
- High efficiency (class SB)
- High output power capability 4 x 25 W/4 Ω @ 14.4 V, 1 kHz, 10% THD, 4 x 45 W max power
- 2 Ω driving capability (64 W max power)
- Full I²C bus driving:
 - Standby
 - Independent front/rear soft play/mute
 - Selectable gain 26 dB /16 dB (for low noise line output function)
 - High efficiency enable/disable
 - I²C bus digital diagnostics (including DC and AC load detection)
- Flexible fault detection through integrated diagnostic
- DC offset detection
- Four independent short circuit protection
- Clipping detector pin with selectable threshold (2 %/10 %)

- Standby/mute pin
- Linear thermal shutdown with multiple thermal warning
- ESD protection
- Very robust against misconnections
- Improved SVR suppression during battery transients
- Capable to operate down to 6 V (e.g. "Start-stop")

Description

The TDA75610SEP is a new quad bridge car radio amplifier, designed in BCD technology, in order to include a wide range of innovative features in a very compact and flexible device.

The TDA75610SEP is equipped with the most complete diagnostics array that communicates the status of each speaker through the I^2C bus.

The dissipated output power under average listening condition is significantly reduced when compared to the conventional class AB solutions, thanks to the patented 'class SB' efficiency concept. TDA75610SEP has been designed to be very robust against several kinds of misconnections. It is moreover compliant to the most recent OEM specifications for low voltage operation (so called 'start-stop' battery profile during engine stop), helping car manufacturers to reduce the overall emissions and thus contributing to environment protection. The ST BCD in combination with 'class SB' efficiency and 'intelligent power' has been sold in million of units to most known car manufacturers, the TDA75610SEP is the last and most compact member of this power amplifiers family.

Table 1. Device summary

Order code	Package	Packing	
TDA75610SEP-HLX	Flexiwatt27 (vertical exposed pad)	Tube	

September 2014

DocIDXXXXXX Rev 1.3

This is information on a product in full production.

Contents

1	Block	diagram and application circuits	. 6
2	Pin de	escription	. 7
3	Electr	ical specifications	. 9
	3.1	Absolute maximum ratings	. 9
	3.2	Thermal data	. 9
	3.3	Electrical characteristics	10
	3.4	Typical electrical characteristics curves	14
4	Diagn	ostics functional description	17
	4.1	Turn-on diagnostic	17
	4.2	Permanent diagnostics	19
	4.3	Output DC offset detection	20
	4.4	AC diagnostic	20
5	Multip	ble faults	22
	5.1	Faults availability	22
6	Therm	nal protection	23
	6.1	Fast muting	23
7	Batter	ry transitions management	24
	7.1	Low voltage operation ("start stop")	24
	7.2	Advanced battery management	25
8	Applic	cation suggestion	26
	8.1	Inputs impedance matching	26
	8.2	High efficiency introduction	27
	8.3	PC-board hints	27
	8.4	Mounting instructions	28
9	l ² C bu	IS	29



	9.1	I ² C prog	gramming/reading sequences 2	29
	9.2	Address	selection and I ² C disable 2	29
	9.3	I ² C bus	interface	<u>29</u>
		9.3.1	Data validity	29
		9.3.2	Start and stop conditions	30
		9.3.3	Byte format	30
		9.3.4	Acknowledge	30
10	Softw	/are spe	cifications	31
11	Exam	ples of	bytes sequence 3	6
12	Packa	age info	rmation	37
13	Revis	ion hist	ory	8



List of tables

Table 1.	Device summary	
Table 2.	Pin list description.	7
Table 3.	Absolute maximum ratings	9
Table 4.	Thermal data.	9
Table 5.	Electrical characteristics	0
Table 6.	Double fault table for turn on diagnostic	22
Table 7.	IB1	
	IB2	
Table 9.	DB1	
Table 10.	DB2	
Table 11.	DB3	
Table 12.	DB4	35
Table 13.	Document revision history	38



List of figures

Figure 1.	Block diagram	6
Figure 2.	Application circuit	
Figure 3.	Pin connection diagram (top of view)	7
Figure 4.	Quiescent current vs. supply voltage 1	4
Figure 5.	Output power vs. supply voltage (4 Ω)	4
Figure 6.	Output power vs. supply voltage (2 Ω)	4
Figure 7.	Distortion vs. output power (4 Ω , STD)	4
Figure 8.	Distortion vs. output power (4 Ω, HI-EFF)	4
Figure 9.	Distortion vs. output power (2 Ω, STD)1	
Figure 10.	Distortion vs. output power (2 Ω, HI-EFF)	
Figure 11.	Distortion vs. output power V _s = 6 V (4 Ω , STD)	5
Figure 12.	Distortion vs. frequency (4Ω)	
Figure 13.	Distortion vs. frequency (2 Ω)	5
Figure 14.	Crosstalk vs. frequency	
Figure 15.	Supply voltage rejection vs. frequency	
Figure 16.	Power dissipation vs. average output power (audio program simulation, 4 Ω)1	
Figure 17.	Power dissipation vs. average output power (audio program simulation, 2 Ω)1	
Figure 18.	Total power dissipation and efficiency vs. output power (4 Ω, HI-EFF, Sine) 1	
Figure 19.	Total power dissipation and efficiency vs. output power (4 Ω, STD, Sine)	
Figure 20.	ITU R-ARM frequency response, weighting filter for transient pop	6
Figure 21.	Turn-on diagnostic: working principle 1	7
Figure 22.	SVR and output behavior (Case 1: without turn-on diagnostic)	
Figure 23.	SVR and output pin behavior (Case 2: with turn-on diagnostic)1	
Figure 24.	Short circuit detection thresholds	
Figure 25.	Load detection thresholds - high gain setting	
Figure 26.	Load detection threshold - low gain setting 1	8
Figure 27.	Restart timing without diagnostic enable (permanent) - Each 1 mS time,	
	a sampling of the fault is done1	
Figure 28.	Restart timing with diagnostic enable (permanent)	
Figure 29.	Current detection high: load impedance Z vs. output peak voltage	
Figure 30.	Current detection low: load impedance Z vs. output peak voltage	
Figure 31.	Thermal foldback diagram	
Figure 32.	Worst case battery cranking curve sample 1 2	
Figure 33.	Worst case battery cranking curve sample 2 2	
Figure 34.	Upwards fast battery transitions diagram 2	
Figure 35.	Inputs impedance matching circuit	
Figure 36.	High efficiency - basic structure	
Figure 37.	Data validity on the I ² C bus	
Figure 38.	Timing diagram on the I ² C bus	
Figure 39.	Acknowledge on the I ² C bus	
Figure 40.	Flexiwatt27 (vertical exp. pad) mechanical data and package dimensions	7



1 Block diagram and application circuits



Figure 2. Application circuit







2 Pin description

For channel name reference: CH1 = LF, CH2 = LR, CH3 = RF and CH4 = RR.



Figure 3. Pin connection diagram (top of view)

Table 2. Pin list description

Pin #	Pin name	Function
1	TAB	-
2	STBY	Standby pin
3	PWGND2	Channel 2 output power ground
4	OUT2-	Channel 2, - output
5	CD	Clip detector output pin
6	OUT2+	Channel 2, + output
7	VCC1	Supply voltage pin1
8	OUT1-	Channel 1, - output
9	PWGND1	Channel 1 output power ground
10	OUT1+	Channel 1, + output



Pin #	Pin name	Function		
11	SVR	SVR pin		
12	IN1	Input pin, channel 1		
13	IN2	Input pin, channel 2		
14	SGND	Signal ground pin		
15	IN4	Input pin, channel 4		
16	IN3	Input pin, channel 3		
17	AC GND	AC ground		
18	OUT3+	Channel 3, + output		
19	PWGND3	Channel 3 output power ground		
20	OUT3-	Channel 3, - output		
21	VCC2	Supply voltage pin2		
22	OUT4+	Channel 4, + output		
23	СК	I ² C bus clock/HE selector		
24	OUT4-	Channel 4, - output		
25	PWGND4	Channel 4 output power ground		
26	DATA	I ² C bus data pin/gain selector		
27	ADSEL	Address selector pin/ I ² C bus disable (legacy select)		

Table 2. Pin list description (continued)



3 Electrical specifications

3.1 Absolute maximum ratings

Table 3. Absolute maximum ratings						
Parameter	Value	Unit				
Operating supply voltage ⁽¹⁾	18	V				
DC supply voltage	28	V				
Peak supply voltage (for t _{max} = 50 ms)	50	V				
Ground pins voltage	-0.3 to 0.3	V				
CK and DATA pin voltage	-0.3 to 6	V				
Clip detector voltage	-0.3 to Vop	V				
STBY pin voltage	-0.3 to Vop	V				
Output peak current (not repetitive t _{max} = 100 ms)	8	- A				
Output peak current (repetitive f > 10 kHz)	6					
Power dissipation T _{case} = 70°C	85	W				
Storage and junction temperature ⁽²⁾	-55 to 150	°C				
T _{stg} , T _j Storage and junction temperature ⁽²⁾ -55 to 15T _{amb} Operative temperature range-40 to 10		°C				
	ParameterOperating supply voltageDC supply voltagePeak supply voltage (for $t_{max} = 50 \text{ ms}$)Ground pins voltageCK and DATA pin voltageClip detector voltageSTBY pin voltageOutput peak current (not repetitive $t_{max} = 100 \text{ ms}$)Output peak current (repetitive $f > 10 \text{ kHz}$)Power dissipation $T_{case} = 70^{\circ}$ CStorage and junction temperature ⁽²⁾	ParameterValueOperating supply voltage18DC supply voltage28Peak supply voltage (for $t_{max} = 50 \text{ ms}$)50Ground pins voltage-0.3 to 0.3CK and DATA pin voltage-0.3 to 6Clip detector voltage-0.3 to VopSTBY pin voltage-0.3 to VopOutput peak current (not repetitive $t_{max} = 100 \text{ ms}$)8Output peak current (repetitive f > 10 kHz)6Power dissipation $T_{case} = 70^{\circ}$ C85Storage and junction temperature ⁽²⁾ -55 to 150				

Table 3. Absolute maximum ratings

1. For R_L = 2 Ω the output current limit might be reached for V_{OP} > 16 V; thus triggering self-protection.

2. A suitable dissipation system should be used to keep T_i inside the specified limits.

3.2 Thermal data

Table 4. Thermal data

Symbol	Parameter		Value	Unit
R _{th j-case}	Thermal resistance junction-to-case Max	•	1.3	°C/W



3.3 Electrical characteristics

Refer to the test circuit, V_S = 14.4 V; R_L = 4 Ω ; f = 1 kHz; G_V = 26 dB; T_{amb} = 25 °C; unless otherwise specified.

Tested at T_{amb} = 25 °C and T_{hot} = 105 °C; functionality guaranteed for T_j = -40 °C to 150 °C.

Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit	
General c	haracteristics						
		R _L = 4 Ω	6	-	18		
V_S	Supply voltage range	R _L = 2 Ω	6	-	16 ⁽¹⁾	V	
I _d	Total quiescent drain current	-	-	155	250	mA	
R _{IN}	Input impedance	-	45	60	70	kΩ	
V	Min. supply mute threshold	IB1(D7) = 1 Signal attenuation -6 dB	7	-	8	v	
V _{AM}		IB1(D7) = 0 (default); ⁽²⁾ Signal attenuation -6 dB	5	-	5.8	v	
V _{OS}	Offset voltage	Mute & play	-80	0	80	mV	
V _{dth}	Dump threshold	-	18.5	-	20.5	V	
I _{SB}	Standby current	V _{standby} = 0	-	1	5	μA	
SVR	Supply voltage rejection	f = 100 Hz to 10 kHz; V _r = 1 Vpk; R _g = 600 Ω	60	70	-	dB	
T _{ON}	Turn on timing (Mute play transition)	D2/D1 (IB1) 0 to 1	-	25	50	ms	
T _{OFF}	Turn off timing (Play mute transition)	D2/D1 (IB1) 1 to 0	-	25	50	ms	
TH _{WARN1}	Average junction temperature for TH warning 1	DB1 (D7) = 1	-	160	-		
TH _{WARN2}	Average junction temperature for TH warning 2	DB4 (D7) = 1	-	145	-	°C	
TH _{WARN3}	Average junction temperature for TH warning 3	DB4 (D6) = 1	-	125	-		
Audio per	formances			•			
		Max. power ⁽³⁾ V _s = 15.2 V, R _L = 4 Ω	-	45	-	W	
		THD = 10 %, R_L = 4 Ω	23	27		W	
		THD = 1 %, R_L = 4 Ω	-	22	_	W	
Po	Output power	R _L = 2 Ω; THD 10 %		44		W	
		$R_{L} = 2 \Omega;$ THD 1 % (2)	-	34	-	W	
		R _L = 2 Ω; Max. power ⁽³⁾ V _s = 14.4 V		68		W	
		Max power@ V_s = 6 V, R_L = 4 Ω	-	5	-	W	

Table	5	Electrical characte	eristics
Iable	υ.		51131163



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
		P _O = 1 W to 10 W; STD mode		0.015	0.1	%
		HE MODE; P _O = 1.5 W	-	0.05	0.1	%
THD	Total harmonic distortion	HE MODE; P _O = 8 W		0.1	0.5	%
IIID		P _O = 1-10 W, f = 10 kHz	-	0.15	0.5	%
		G _V = 16 dB; STD Mode	_	0.02	0.05	%
		V _O = 0.1 to 5 VRMS				
CT	Cross talk	f = 1 kHz to 10 kHz, R_g = 600 Ω	50	65	-	dB
G _{V1}	Voltage gain 1	-	25	26	27	dB
ΔG_{V1}	Voltage gain match 1	-	-1	-	1	dB
G _{V2}	Voltage gain 2	-	15	16	17	dB
ΔG_{V2}	Voltage gain match 2	-	-1	-	1	dB
E _{IN1}	Output noise voltage 1	R _g = 600 Ω 20 Hz to 22 kHz	-	45	60	μV
E	Output poice voltage 2	R _g = 600 Ω; GV = 16d B		20	30	
E _{IN2}	Output noise voltage 2	20 Hz to 22 kHz	-	20	30	μV
BW	Power bandwidth	-	100	-	-	KHz
CMRR	Input CMRR	V _{CM} = 1 Vpk-pk; Rg = 0 Ω	-	70	-	dB
	During mute ON/OFF output offset voltage	ITU R-ARM weighted	-7.5	-	+7.5	mV
ΔV_{OS}	During standby ON/OFF output (see <i>Figure 20</i>)			-	+7.5	mV
Clip detec	ctor					
CD _{LK}	Clip det. high leakage current	CD off / V _{CD} = 6 V	-	0	5	μA
CD _{SAT}	Clip det sat. voltage	CD on; I _{CD} = 1 mA	-	-	300	mV
		D0 (IB1) = 1	5	10	15	%
CD _{THD}	Clip det THD level	D0 (IB1) = 0	1	2	3	%
Control p	in characteristics					
V _{SBY}	Standby/mute pin for standby	-	0	-	1.2	V
V _{MU}	Standby/mute pin for mute	-	2.9	-	3.5	V
V _{OP}	Standby/mute pin for operating	-	4.5	-	18	V
		V _{st-by/mute} = 4.5 V	-	1	5	μA
I _{MU}	Standby/mute pin current	V _{st-by/mute} < 1.2 V	-	0	5	μA
A _{SB}	Standby attenuation	-	90	110	-	dB
A _M	Mute attenuation	-	80	100	-	dB

Table 5. Electrical characteristics (continued)



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
Turn on d	liagnostics 1 (Power amplifier m	ode)			!	
Pgnd	Short to GND det. (below this limit, the Output is considered in short circuit to GND)		-	-	1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to Vs)		Vs -1.2	-	-	V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).	Power amplifier in standby	1.8	-	Vs -1.8	V
Lsc	Shorted load det.		-	-	0.5	Ω
Lop	Open load det.		85	-	-	Ω
Lnop	Normal load det.		1.5	-	45	Ω
Turn on d	liagnostics 2 (Line driver mode)					
Pgnd	Short to GND det. (below this limit, the output is considered in short circuit to GND)	Power amplifier in standby	-	-	1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to Vs)	-	Vs -1.2	-	-	V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).	-	1.8	-	Vs -1.8	V
Lsc	Shorted load det.	-	-	-	1.5	Ω
Lop	Open load det.	-	330	-	-	Ω
Lnop	Normal load det.	-	7	-	180	Ω
Permaner	nt diagnostics 2 (Power amplifie	r mode or line driver mode)				
Pgnd	Short to GND det. (below this limit, the Output is considered in short circuit to GND)		-	-	1.2	V
Pvs	Short to Vs det. (above this limit, the output is considered in short circuit to Vs)	Power amplifier in mute or play, one or more short circuits protection activated	Vs -1.2	-	-	V
Pnop	Normal operation thresholds. (Within these limits, the output is considered without faults).		1.8	-	Vs -1.8	V
	Shorted load det.	Power amplifier mode	-	-	0.5	Ω
L_{SC}		Line driver mode	-	-	1.5	Ω
Vo	Offset detection	Power amplifier in play, AC input signals = 0	±1.5	±2	±2.5	V



Symbol	Parameter	Test condition	Min.	Тур.	Max.	Unit
I _{NLH}	Normal load current detection	- V _O < (V _S -5)pk, IB2 (D7) = 0	500	-	-	mA
I _{OLH}	Open load current detection	$V_0 < (V_S - 5) pk, IBZ (D7) = 0$	-	-	250	mA
I _{NLL}	Normal load current detection	- V _O < (V _S -5)pk, IB2 (D7) = 1	250	-	-	mA
I _{OLL}	Open load current detection	$V_0 < (V_S - 5) pk, IBZ (D7) = 1$	-	-	125	mA
I ² C bus in	terface				-	
S _{CL}	Clock frequency	-	-	-	400	kHz
V _{IL}	Input low voltage	-	-	-	1.5	V
V _{IH}	Input high voltage	-	2.3	-	-	V

Table 5. Electrical characteristics (continued)

1. When $V_S > 16$ V the output current limit is reached (triggering embedded internal protections).

2. In legacy mode only low threshold option is available.

3. Saturated square wave output.





3.4 Typical electrical characteristics curves





57

DocIDXXXXXX Rev 1.3

15/39





4 Diagnostics functional description

4.1 Turn-on diagnostic

It is recommended to activate this function at the turn-on (standby out) through an I²C bus request. Detectable output faults are:

- SHORT TO GND
- SHORT TO VS
- SHORT ACROSS THE SPEAKER
- OPEN SPEAKER

To verify if any of the above misconnections are in place, a subsonic (inaudible) current pulse (*Figure 21*) is internally generated, sent through the speaker(s) and sunk back. The Turn On diagnostic status is internally stored until a successive diagnostic pulse is requested (after a I^2C reading).

If the "standby out" and "diag. enable" commands are both given through a single programming step, the pulse takes place first (during the pulse the power stage stays 'off', showing high impedance at the outputs).

Afterwards, when the amplifier is biased, the PERMANENT diagnostic takes place. The previous turn-on state is kept until a short appears at the outputs.



Figure 21. Turn-on diagnostic: working principle

Figure 22 and 23 show SVR and OUTPUT waveforms at the turn-on (standby out) with and without turn-on diagnostic.









Figure 23. SVR and output pin behavior (Case 2: with turn-on diagnostic)

The information related to the outputs status is read and memorized at the end of the current pulse plateau. The acquisition time is 100 ms (typ.). No audible noise is generated in the process. As for SHORT TO GND / Vs the fault-detection thresholds remain unchanged from 26 dB to 16 dB gain setting. They are as follows:





Concerning SHORT ACROSS THE SPEAKER / OPEN SPEAKER, the threshold varies from 26 dB to 16 dB gain setting, since different loads are expected (either normal speaker's impedance or high impedance). The values in case of 26 dB gain are as follows:

Figure 25. Load detection thresholds - high gain setting



If the Line-Driver mode (G_v = 16 dB and Line Driver Mode diagnostic = 1) is selected, the same thresholds will change as follows:

Figure 26. Load detection threshold - low gain setting

	S.C. across Load	х	Normal Operation	х	Open Load	
	, ,		k /			
0	Ω 1.5Ω	<u>)</u>	7Ω 1809	2 3	330Ω infi	nite



4.2 **Permanent diagnostics**

Detectable conventional faults are:

- Short to GND
- Short to Vs
- Short across the speaker

The following additional feature is provided:

Output offset detection

The TDA75610SEP has 2 operating status:

- RESTART mode. The diagnostic is not enabled. Each audio channel operates independently of each other. If any of the a.m. faults occurs, only the channel(s) interested is shut down. A check of the output status is made every 1 ms (*Figure 27*). Restart takes place when the overload is removed.
- DIAGNOSTIC mode. It is enabled via I²C bus and it self activates if an output overload (such as to cause the intervention of the short-circuit protection) occurs to the speakers outputs. Once activated, the diagnostics procedure develops as follows (*Figure 28*):
 - To avoid momentary re-circulation spikes from giving erroneous diagnostics, a check of the output status is made after 1ms: if normal situation (no overloads) is detected, the diagnostic is not performed and the channel returns active.
 - Instead, if an overload is detected during the check after 1 ms, then a diagnostic cycle having a duration of about 100 ms is started.
 - After a diagnostic cycle, the audio channel interested by the fault is switched to RESTART mode. The relevant data are stored inside the device and can be read by the microprocessor. When one cycle has terminated, the next one is activated by an I²C reading. This is to ensure continuous diagnostics throughout the carradio operating time.
 - To check the status of the device a sampling system is needed. The timing is chosen at microprocessor level (over half a second is recommended).

Figure 27. Restart timing without diagnostic enable (permanent) - Each 1 mS time, a sampling of the fault is done









4.3 Output DC offset detection

Any DC output offset exceeding ± 2 V are signalled out. This inconvenient might occur as a consequence of initially defective or aged and worn-out input capacitors feeding a DC component to the inputs, so putting the speakers at risk of overheating.

This diagnostic has to be performed with low-level output AC signal (or Vin = 0).

The test is run with selectable time duration by microprocessor (from a "start" to a "stop" command):

- START = Last reading operation or setting IB1 D5 (OFFSET enable) to 1
- STOP = Actual reading operation

Excess offset is signalled out if it is persistent of all the assigned testing time. This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.

4.4 AC diagnostic

It is targeted at detecting accidental disconnection of tweeters in 2-way speaker and, more in general, presence of capacitive (AC) coupled loads.

This diagnostic is based on the notion that the overall speaker's impedance (woofer + parallel tweeter) will tend to increase towards high frequencies if the tweeter gets disconnected, because the remaining speaker (woofer) would be out of its operating range (high impedance). The diagnostic decision is made according to peak output current thresholds, and it is enabled by setting (IB2-D2) = 1. Two different detection levels are available:

- High current threshold IB2 (D7) = 0 lout > 500 mApk = normal status lout < 250 mApk = open tweeter
- Low current threshold IB2 (D7) = 1 lout > 250 mApk = normal status lout < 125 mApk = open tweeter

To correctly implement this feature, it is necessary to briefly provide a signal tone (with the amplifier in "play") whose frequency and magnitude are such as to determine an output current higher than 500 mApk with IB2(D7) = 0 (higher than 250 mApk with IB2(D7) = 1) in normal conditions and lower than 250 mApk with IB2(D7) = 0 (lower than 125 mApk with IB2(D7) = 1) should the parallel tweeter be missing.

The test has to last for a minimum number of 3 sine cycles starting from the activation of the AC diagnostic function IB2<D2>) up to the I^2C reading of the results (measuring period). To confirm presence of tweeter, it is necessary to find at least 3 current pulses over the above threadless over all the measuring period, else an "open tweeter" message will be issued.

The frequency / magnitude setting of the test tone depends on the impedance characteristics of each specific speaker being used, with or without the tweeter connected (to be calculated case by case). High-frequency tones (> 10 kHz) or even ultrasonic signals are recommended for their negligible acoustic impact and also to maximize the impedance module's ratio between with tweeter-on and tweeter-off.

Figure 29 and *30* shows the load impedance as a function of the peak output voltage and the relevant diagnostic fields.



It is recommended to keep output voltage always below 8 V (high threshold case) or 4 V (low threshold case) to avoid the circuit to saturate (causing wrong detection cases).

This feature is disabled if any overloads leading to activation of the short-circuit protection occurs in the process.



Figure 29. Current detection high: load impedance |Z| vs. output peak voltage







5 Multiple faults

When more misconnections are simultaneously in place at the audio outputs, it is guaranteed that at least one of them is initially read out. The others are notified after successive cycles of I²C reading and faults removal, provided that the diagnostic is enabled. This is true for both kinds of diagnostic (Turn on and Permanent).

The table below shows all the couples of double-fault possible. It should be taken into account that a short circuit with the 4 ohm speaker unconnected is considered as double fault.

	S. GND	S. Vs	S. Across L.	Open L.
S. GND	S. GND	S. Vs + S. GND	S. GND	S. GND
S. Vs	1	S. Vs	S. Vs	S. Vs
S. Across L.	1	1	S. Across L.	N.A.
Open L.	1	/	1	Open L. (*)

Table 6. Double fault table for turn on diagnostic

In Permanent Diagnostic the table is the same, with only a difference concerning Open Load (*), which is not among the recognizable faults. Should an Open Load be present during the device's normal working, it would be detected at a subsequent Turn on Diagnostic cycle (i.e. at the successive Car Radio Turn on).

5.1 Faults availability

All the results coming from I²C bus, by read operations, are the consequence of measurements inside a defined period of time. If the fault is stable throughout the whole period, it will be sent out.

To guarantee always resident functions, every kind of diagnostic cycles (Turn on, Permanent, Offset) will be reactivate after any I^2C reading operation. So, when the micro reads the I^2C , a new cycle will be able to start, but the read data will come from the previous diag. cycle (i.e. The device is in Turn On state, with a short to Gnd, then the short is removed and micro reads I^2C . The short to Gnd is still present in bytes, because it is the result of the previous cycle. If another I^2C reading operation occurs, the bytes do not show the short). In general to observe a change in Diagnostic bytes, two I^2C reading operations are necessary.



6 Thermal protection

Thermal protection is implemented through thermal foldback (Figure 31).

Thermal foldback begins limiting the audio input to the amplifier stage as the junction temperatures rise above the normal operating range. This effectively limits the output power capability of the device thus reducing the temperature to acceptable levels without totally interrupting the operation of the device.

The output power will decrease to the point at which thermal equilibrium is reached. Thermal equilibrium will be reached when the reduction in output power reduces the dissipated power such that the die temperature falls below the thermal foldback threshold. Should the device cool, the audio level will increase until a new thermal equilibrium is reached or the amplifier reaches full power. Thermal foldback will reduce the audio output level in a linear manner.

Three thermal warning are available through the I²C bus data. After thermal shut down threshold is reached, the CD could toggle (as shown in *Figure 31*) or stay low, depending on signal level.



Figure 31. Thermal foldback diagram

6.1 Fast muting

The muting time can be shortened to less than 1.5 ms by setting (IB2) D5 = 1. This option can be useful in transient battery situations (i.e. during car engine cranking) to quickly turnoff the amplifier to avoid any audible effects caused by noise/transients being injected by preamp stages. The bit must be set back to "0" shortly after the mute transition.



7 Battery transitions management

7.1 Low voltage operation ("start stop")

The most recent OEM specifications are requiring automatic stop of car engine at traffic light, in order to reduce emissions of polluting substances. The TDA75610SEP, thanks to its innovating design, allows to go on playing sound when battery falls down to 6/7V during such conditions, without producing pop noise. The maximum system power will be reduced accordingly.

Supported battery cranking curves are shown below, indicating the shape and durations of allowed battery transitions.



Figure 32. Worst case battery cranking curve sample 1

V1 = 12 V; V2 = 6 V; V3 = 7 V; V4 = 8 V

t1 = 2 ms; t2 = 50 ms; t3 = 5 ms; t4 = 300 ms; t5 =10 ms; t6 = 1 s; t7 = 2 ms



Figure 33. Worst case battery cranking curve sample 2

V1 = 12 V; V2 = 6 V; V3 = 7 V

t1 = 2 ms; t2 = 5 ms; t3 = 15 ms; t5 = 1 s; t6 = 50 ms



7.2 Advanced battery management

In addition to compatibility with low V_{batt} , the TDA75610SEP is able to sustain upwards fast battery transitions (like the one showed in *Figure 34*) without causing unwanted audible effect, thanks to the innovative circuit topology.







8 Application suggestion

8.1 Inputs impedance matching

Figure 35. Inputs impedance matching circuit



The above is a simplified input stage where it is visible that the AC-GND impedance (60 k Ω) is the same as the input one.

During battery variations the SVR voltage is moved and V_{IN} and $V_{\text{AC-GND}}$ tracks it through the two R-C networks.

Any differences of this two time constants can produce a differential input voltage, which can produce a noise.

Consequently, any additional passive components at the inputs (other than the input capacitors) such as series resistance or R dividers must be compensated for at AC-GND level by connecting the same equivalent resistance in series to C_{AC-GND} .

A good 1:1 matching ($Z_{AC-GND} = Z_{IN}$) is therefore recommended to minimize pop. This rule applies to both "4-CH operation" and "2-CH operation", as any unused input has be AC-grounded (through the same C_{IN} value).



8.2 High efficiency introduction

Thanks to its operating principle, the TDA75610SEP obtains a substantial reduction of power dissipation from traditional class-AB amplifiers without being affected by the massive radiation effects and complex circuitry normally associated with class-D solutions.

The high efficiency operating principle is based on the use of bridge structures which are connected by means of a power switch. In particular, as shown in *Figure 1*, Ch1 is linked to Ch2, while Ch3 to Ch4. The switch, controlled by a logic circuit which senses the input signals, is closed at low volumes (output power steadily lower than 2.5 W) and the system acts like a "single bridge" with double load. In this case, the total power dissipation is a quarter of a double bridge.

Due to its structure, the highest efficiency level can be reached when symmetrical loads are applied on channels sharing the same switch.



Figure 36. High efficiency - basic structure

When the power demand increases to more than 2.5 W, the system behavior is switched back to a standard double bridge in order to guarantee the maximum output power, while in the 6 V start-stop devices the High Efficiency mode is automatically disabled at low V_{CC} (7.3 V ±0.3 V). No need to re-program it when V_{CC} goes back to normal levels.

In the range 2-4 W (@ V_{CC} = 14.4 V, R_L = 4 Ω), with the High Efficiency mode, the dissipated power gets up to 50 % less than the value obtained with the standard mode.

8.3 PC-board hints

The IC metal slug should not be electrically connected to a PCB signal ground path (SGND) in order to maximize rejection against any disturbances coming from Vbatt line (SVR).

It is recommended either to connect it to a power ground (P-GND) path on PCB or electrically isolate it.

In presence of a dedicated ground layer on PCB (no distinction between P-GND and SGND) any slug connection to the PCB ground should require no special care.



8.4 Mounting instructions

It is recommended to contact the exposed pad package against the heatsink by providing a pressure on the center of the plastic body (i.e. by means of a metal spring, bar, clip, etc....). This method, rather than using side screws, would ensure a good thermal contact even without the use of any thermal substances/pads (additional details are contained in AN260).



9 I^2C bus

9.1 I²C programming/reading sequences

A correct turn on/off sequence with respect to the diagnostic timings and producing no audible noises could be as follows (after battery connection):

- TURN-ON: PIN2 > 4.5 V --- 10 ms --- (STAND-BY OUT + DIAG ENABLE) ---1 s (min) --- MUTING OUT
- TURN-OFF: MUTING IN wait for 50 ms HW ST-BY IN (ST-BY pin ≤ 1.2 V)
- Car Radio Installation: PIN2 > 4.5 V --- 10 ms DIAG ENABLE (write) --- 200 ms ---I²C read (repeat until All faults disappear).
- OFFSET TEST: Device in Play (no signal) -- OFFSET ENABLE 30 ms I²C reading (repeat I²C reading until high-offset message disappears).

9.2 Address selection and I²C disable

When the ADSEL/I2CDIS pin is left open the I²C bus is disabled and the device can be controlled by the STBY/MUTE pin.

In this status (no - I^2C bus) the CK pin enables the HIGH-EFFICIENCY MODE (0 = STD MODE; 1 = HE MODE) and the DATA pin sets the gain (0 = 26 dB; 1 = 16 dB).

When the ADSEL/I2CDIS pin is connected to GND the I^2C bus is active with address <1101100-x>.

To select the other I²C address a resistor must be connected to ADSEL/I2CDIS pin as following:

 $0 < R < 1 \text{ k}\Omega$: I²C bus active with address <1101100x>

11 k Ω < R < 21 k Ω : I²C bus active with address <1101101x>

40 k Ω < R < 70 k Ω : I²C bus active with address <1101110x>

R > 120 k Ω : Legacy mode

(x: read/write bit sector)

9.3 I²C bus interface

Data transmission from microprocessor to the TDA75610SEP and viceversa takes place through the 2 wires I²C bus interface, consisting of the two lines SDA and SCL (pull-up resistors to positive supply voltage must be connected).

9.3.1 Data validity

As shown by *Figure 37*, the data on the SDA line must be stable during the high period of the clock. The HIGH and LOW state of the data line can only change when the clock signal on the SCL line is LOW.



9.3.2 Start and stop conditions

As shown by *Figure 38* a start condition is a HIGH to LOW transition of the SDA line while SCL is HIGH. The stop condition is a LOW to HIGH transition of the SDA line while SCL is HIGH.

9.3.3 Byte format

Every byte transferred to the SDA line must contain 8 bits. Each byte must be followed by an acknowledge bit. The MSB is transferred first.

9.3.4 Acknowledge

The transmitter* puts a resistive HIGH level on the SDA line during the acknowledge clock pulse (see *Figure 39*). The receiver** has to pull-down (LOW) the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during this clock pulse.

- * Transmitter
 - master (µP) when it writes an address to the TDA75610SEP
 - slave (TDA75610SEP) when the µP reads a data byte from TDA75610SEP
- ** Receiver
 - slave (TDA75610SEP) when the μP writes an address to the TDA75610SEP
 - master (µP) when it reads a data byte from TDA75610SEP









Figure 39. Acknowledge on the I²C bus



10 Software specifications

All the functions of the TDA75610SEP are activated by $\mathsf{I}^2\mathsf{C}$ interface.

The bit 0 of the "ADDRESS BYTE" defines if the next bytes are write instruction (from μ P to TDA75610SEP) or read instruction (from TDA75610SEP to μ P).

Chip address

D7							D0	
1	1	0	1	1	(1)	(1)	Х	D8 Hex

1. Address selector bit, please refer to address selection description on Chapter 9.2.

X = 0 Write to device

X = 1 Read from device

If R/W = 0, the μ P sends 2 "Instruction Bytes": IB1 and IB2.

- To	hla	. 7	101
- I d	ble	; /.	ID I

Bit	Instruction decoding bit
D7	Supply transition mute threshold high (D7 = 1) Supply transition mute threshold low (D7 = 0)
D6	Diagnostic enable (D6 = 1) Diagnostic defeat (D6 = 0)
D5	Offset Detection enable (D5 = 1) Offset Detection defeat (D5 = 0)
D4	Front Channel (CH1, CH3) Gain = 26 dB (D4 = 0) Gain = 16 dB (D4 = 1)
D3	Rear Channel (CH2, CH4) Gain = 26 dB (D3 = 0) Gain = 16 dB (D3 = 1)
D2	Mute front channels (D2 = 0) Unmute front channels (D2 = 1)
D1	Mute rear channels (D1 = 0) Unmute rear channels (D1 = 1)
D0	CD 2% (D0 = 0) CD 10% (D0 = 1)



Table	8.	IB2
10010	•••	

Bit	Instruction decoding bit
D7	Current detection threshold High th (D7 = 0) Low th (D7 =1)
D6	0
D5	Normal muting time (D5 = 0) Fast muting time (D5 = 1)
D4	Stand-by on - Amplifier not working - (D4 = 0) Stand-by off - Amplifier working - (D4 = 1)
D3	Power amplifier mode diagnostic (D3 = 0) Line driver mode diagnostic (D3 = 1)
D2	Current Detection Diagnostic Enabled (D2 =1) Current Detection Diagnostic Defeat (D2 =0)
D1	Right Channel Power amplifier working in standard mode (D1 = 0) Power amplifier working in high efficiency mode (D1 = 1)
D0	Left Channel Power amplifier working in standard mode (D0 = 0) Power amplifier working in high efficiency mode (D0 = 1)

If R/W = 1, the TDA75610SEP sends 4 "Diagnostics Bytes" to μ P: DB1, DB2, DB3 and DB4.

Table	9	DB1
Table	υ.	יטט

Bit	Instruction decoding bit					
D7	Thermal warning 1 active (D7 = 1), T _j = 160 °C (Typ)	-				
D6	Diag. cycle not activated or not terminated (D6 = 0) Diag. cycle terminated (D6 = 1)	-				
D5	Channel LF (CH1) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel LF (CH1) Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)				
D4	Channel LF (CH1) Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	-				
D3	Channel LF (CH1) Normal load (D3 = 0) Short load (D3 = 1)	-				
D2	Channel LF (CH1) Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Offset diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	-				



Bit	Bit Instruction decoding bit							
D1	Channel LF (CH1) No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	-						
D0	Channel LF (CH1) No short to GND (D1 = 0) Short to GND (D1 = 1)	-						

Table 9. DB1 (continued)

Table 10. DB2

Bit	Instruction	decoding bit
D7	Offset detection not activated (D7 = 0) Offset detection activated (D7 = 1)	-
D6	X	-
D5	Channel LR (CH2) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel LR (CH2) Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)
D4	Channel LR (CH2) Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	-
D3	Channel LR (CH2) Normal load (D3 = 0) Short load (D3 = 1)	-
D2	Channel LR (CH2) Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	-
D1	Channel LR (CH2) No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	-
D0	Channel LR (CH2) No short to GND (D1 = 0) Short to GND (D1 = 1)	-



Bit	Instruction	decoding bit
D7	Standby status (= IB2 - D4)	-
D6	Diagnostic status (= IB1 - D6)	-
D5	Channel RF (CH3) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	
D4	Channel RF (CH3) Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	-
D3	Channel RF (CH3) Normal load (D3 = 0) Short load (D3 = 1)	-
D2	Channel RF (CH3) Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	-
D1	Channel RF (CH3) No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	-
D0	Channel RF (CH3) No short to GND (D1 = 0) Short to GND (D1 = 1)	-

Table 11. DB3



Bit	Instruction decoding bit							
D7	Thermal warning 2 active (D7 = 1), T_j = 145 °C (Typ)	-						
D6	Thermal warning 3 active (D6 = 1) T_j = 125 °C (Typ)	-						
D5	Channel RR (CH4) Current detection IB2 (D7) = 0 Output peak current < 250 mA - Open load (D5 = 1) Output peak current > 500 mA - Normal load (D5 = 0)	Channel RR (CH4) Current detection IB2 (D7) = 1 Output peak current < 125 mA - Open load (D5 = 1) Output peak current > 250 mA - Normal load (D5 = 0)						
D4	Channel RR (CH4) Turn-on diagnostic (D4 = 0) Permanent diagnostic (D4 = 1)	-						
D3	Channel R (CH4) R Normal load (D3 = 0) Short load (D3 = 1)	-						
D2	Channel RR (CH4) Turn-on diag.: No open load (D2 = 0) Open load detection (D2 = 1) Permanent diag.: No output offset (D2 = 0) Output offset detection (D2 = 1)	-						
D1	Channel RR (CH4) No short to Vcc (D1 = 0) Short to Vcc (D1 = 1)	-						
D0	Channel RR (CH4) No short to GND (D1 = 0) Short to GND (D1 = 1)	-						

Table 12. DB4



11 Examples of bytes sequence

1 - Turn-On diagnostic - Write operation

Start Address byte with D0 = 0	ACK	IB1 with D6 = 1	ACK	IB2	ACK	STOP	1
--------------------------------	-----	-----------------	-----	-----	-----	------	---

2 - Turn-On diagnostic - Read operation

Start	Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	DB3	ACK	DB4	ACK	STOP	
-------	--------------------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	--

The delay from 1 to 2 can be selected by software, starting from 1ms

3a - Turn-On of the power amplifier with 26dB gain, mute on, diagnostic defeat, CD = 2%

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			X0000000		XXX1XX11		

3b - Turn-Off of the power amplifier

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
		-	X0XXXXXX		XXX0XXXX		

4 - Offset detection procedure enable

Start	Address byte with D0 = 0	ACK	IB1	ACK	IB2	ACK	STOP
			XX1XX11X		XXX1XXXX		

5 - Offset detection procedure stop and reading operation (the results are valid only for the offset detection bits (D2 of the bytes DB1, DB2, DB3, DB4)

Sta	Address byte with D0 = 1	ACK	DB1	ACK	DB2	ACK	DB3	ACK	DB4	ACK	STOP	
-----	--------------------------	-----	-----	-----	-----	-----	-----	-----	-----	-----	------	--

 The purpose of this test is to check if a D.C. offset (2 V typ.) is present on the outputs, produced by input capacitor with anomalous leakage current or humidity between pins.

• The delay from 4 to 5 can be selected by software, starting from 1ms



12 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*.

ECOPACK[®] is an ST trademark.



Figure 40. Flexiwatt27 (vertical exp. pad) mechanical data and package dimensions



13 Revision history

Date	Revision	Changes
17-Dec-2013	1	Initial release.
08-Apr-2014	1.1	Added Section 8.4: Mounting instructions on page 28. Updated Figure 40: Flexiwatt27 (vertical exp. pad) mechanical data and package dimensions on page 37.
28-Apr-2014	1.2	Updated Section 9.2: Address selection and I ² C disable on page 29.
19-Sep-2014	1.3	Updated Section 9.1: I ² C programming/reading sequences on page 29.

Table 13. Document revision history



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2014 STMicroelectronics – All rights reserved

