

# SN74SSTV32852-EP 24-BIT TO 48-BIT REGISTERED BUFFER WITH SSTL 2 INPUTS AND OUTPUTS

SCES700-OCTOBER 2007

#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of –40°C to 85°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Member of the Texas Instruments Widebus™
  Family
- 1-to-2 Outputs Support Stacked DDR DIMMs
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- Supports SSTL\_2 Data Inputs
- Outputs Meet SSTL\_2 Class II Specifications
- Differential Clock (CLK and CLK) Inputs
- Supports LVCMOS Switching Levels on the RESET Input
- RESET Input Disables Differential Input Receivers, Resets All Registers, and Forces All Outputs Low
- Pinout Optimizes DIMM PCB Layout
- One Device Per DIMM Required
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 1000-V Charged-Device Model (C101)

## **DESCRIPTION/ORDERING INFORMATION**

This 24-bit to 48-bit registered buffer is designed for 2.3-V to 2.7-V V<sub>CC</sub> operation.

All inputs are SSTL\_2, except the LVCMOS reset (RESET) input. All outputs are SSTL\_2, Class II compatible.

The SN74SSTV32852 operates from a differential clock (CLK and CLK). Data are registered at the crossing of CLK going high and CLK going low.

The device supports low-power standby operation. When  $\overline{\text{RESET}}$  is low, the differential input receivers are disabled, and undriven (floating) data, clock, and reference voltage ( $V_{\text{REF}}$ ) inputs are allowed. In addition, when RESET is low, all registers are reset and all outputs are forced low. The LVCMOS RESET input always must be held at a valid logic high or low level.

To ensure defined outputs from the register before a stable clock has been supplied, RESET must be held in the low state during power up.

#### ORDERING INFORMATION(1)

T <sub>A</sub>	PACKA	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	LFBGA – GKF	Tape and reel	CSSTV32852GKFREP	SV852IEP

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/packaging.


AYA.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SCES700-OCTOBER 2007



#### GKF PACKAGE (TOP VIEW)




## **Terminal Assignments**

	1	2	3	4	5	6
Α	Q2A	Q1A	CLK	CLK	Q1B	Q2B
В	Q3A	$V_{DDQ}$	GND	GND	$V_{DDQ}$	Q3B
С	Q5A	Q4A	$V_{DDQ}$	$V_{DDQ}$	Q4B	Q5B
D	Q7A	Q6A	GND	GND	Q6B	Q7B
E	Q8A	GND	$V_{DDQ}$	$V_{DDQ}$	GND	Q8B
F	Q10A	Q9A	$V_{DDQ}$	$V_{DDQ}$	Q9B	Q10B
G	Q12A	Q11A	GND	GND	Q11B	Q12B
Н	Q13A	$V_{CC}$	$V_{DDQ}$	$V_{DDQ}$	V <sub>CC</sub>	Q13B
J	Q14A	Q15A	GND	GND	Q15B	Q14B
K	Q17A	Q16A	$V_{DDQ}$	$V_{DDQ}$	Q16B	Q17B
L	Q18A	Q19A	GND	GND	Q19B	Q18B
М	Q20A	$V_{DDQ}$	GND	GND	$V_{DDQ}$	Q20B
N	Q22A	Q21A	$V_{DDQ}$	$V_{DDQ}$	Q21B	Q22B
Р	Q23A	$V_{DDQ}$	GND	GND	$V_{DDQ}$	Q23B
R	Q24A	$V_{CC}$	RESET	$V_{REF}$	$V_{CC}$	Q24B
Т	D2	D1	D6	D18	D13	D14
U	D4	D3	D10	D22	D15	D16
٧	D5	D7	D11	D23	D19	D17
W	D8	D9	D12	D24	D21	D20


#### **FUNCTION TABLE**

	INPUTS										
RESET	CLK	Q									
Н	<b>↑</b>	$\downarrow$	Н	Н							
Н	<b>↑</b>	$\downarrow$	L	L							
Н	L or H	L or H	X	$Q_0$							
L	X or floating	X or floating	X or floating	L							





# **LOGIC DIAGRAM (POSITIVE LOGIC)**



# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

			VALUE	UNIT
$V_{CC}$ or $V_{DDQ}$	Supply voltage range		-0.5 to 3.6	V
VI	Input voltage range (2)(3)		-0.5 to V <sub>CC</sub> + 0.5	V
Vo	Output voltage range <sup>(2)(3)</sup>		-0.5 to V <sub>DDQ</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0	-50	mA
lok	Output clamp current	$V_O < 0$ or $V_O > V_{DDQ}$	±50	mA
Io	Continuous output current	$V_O = 0$ to $V_{DDQ}$	±50	mA
	Continuous current through each V <sub>CC</sub> , V <sub>DDQ</sub> , or	GND	±100	mA
$\theta_{JA}$	Package thermal impedance (4)		36	°C/W
T <sub>stg</sub>	Storage temperature range		-65 to 150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

<sup>(2)</sup> The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

<sup>(3)</sup> This value is limited to 3.6 V maximum.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

SCES700-OCTOBER 2007



## **RECOMMENDED OPERATING CONDITIONS**(1)

			MIN	NOM	MAX	UNIT
$V_{CC}$	Supply voltage		$V_{DDQ}$		2.7	V
$V_{DDQ}$	Output supply voltage		2.3		2.7	V
$V_{REF}$	Reference voltage (V <sub>REF</sub> = V <sub>DDQ</sub> /2)		1.15	1.25	1.35	V
$V_{TT}$	Termination voltage		V <sub>REF</sub> – 40 mV	$V_{REF}$	V <sub>REF</sub> + 40 mV	V
VI	Input voltage		0		VCC	V
$V_{IH}$	AC high-level input voltage	Data inputs	V <sub>REF</sub> + 310 mV			V
V <sub>IL</sub>	AC low-level input voltage	Data inputs			V <sub>REF</sub> – 310 mV	V
$V_{IH}$	DC high-level input voltage	Data inputs	V <sub>REF</sub> + 150 mV			V
$V_{IL}$	DC low-level input voltage	Data inputs			V <sub>REF</sub> – 150 mV	V
$V_{IH}$	High-level input voltage	RESET	1.7			V
$V_{IL}$	Low-level input voltage	RESET			0.7	V
$V_{ICR}$	Common-mode input voltage range	CLK, CLK	0.97		1.53	V
$V_{I(PP)}$	Peak-to-peak input voltage	CLK, CLK	360			mV
I <sub>OH</sub>	High-level output current				-20	A
I <sub>OL</sub>	Low-level output current				20	mA
T <sub>A</sub>	Operating free-air temperature		-40		85	°C

<sup>(1)</sup> The RESET input of the device must be held at valid logic voltage levels (not floating) to ensure proper device operation. The differential inputs must not be floating unless RESET is low. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

#### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		V <sub>cc</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$V_{IK}$		$I_1 = -18 \text{ mA}$		2.3 V			-1.2	V
V		I <sub>OH</sub> = -100 μA		2.3 V to 2.7 V	V <sub>DDQ</sub> - 0.2			V
V <sub>OH</sub>		$I_{OH} = -16 \text{ mA}$		2.3 V	1.95			
V		I <sub>OL</sub> = 100 μA		2.3 V to 2.7 V			0.2	<b>V</b>
V <sub>OL</sub>		I <sub>OL</sub> = 16 mA		2.3 V			0.35	
I <sub>I</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND		2.7 V			±5	μA
	Static standby	RESET = GND	I <sub>O</sub> = 0	2.7 V			10	μA
I <sub>CC</sub>	Static operating	$\overline{RESET} = V_{CC}, V_{I} = V_{IH(AC)} \text{ or } V_{IL(AC)}$		2.7 V			35	mA
	Dynamic operating – clock only	$\label{eq:RESET} \hline \textbf{RESET} = V_{CC}, \ V_I = V_{IH(AC)} \ \text{or} \ V_{IL(AC)}, \\ \textbf{CLK} \ \text{and} \ \overline{\textbf{CLK}} \ \text{switching} \ 50\% \ \text{duty} \\ \text{cycle} \\ \hline$	I <sub>O</sub> = 0			46		μΑ/ MHz
I <sub>CCD</sub>	Dynamic operating – per each data input	RESET = V <sub>CC</sub> , V <sub>I</sub> = V <sub>IH(AC)</sub> or V <sub>IL(AC)</sub> , CLK and CLK switching 50% duty cycle, one data input switching at one-half clock frequency, 50% duty cycle		2.7 V		12		μΑ/ clock MHz/ D input
r <sub>OH</sub>	Output high	$I_{OH} = -20 \text{ mA}$		2.3 V to 2.7 V	7		20	Ω
r <sub>OL</sub>	Output low	I <sub>OL</sub> = 20 mA		2.3 V to 2.7 V	7		20	Ω
	Data inputs	V <sub>I</sub> = V <sub>REF</sub> ± 310 mV			3	3.75	4.25	
Cı	CLK, CLK	V <sub>ICR</sub> = 1.25 V, V <sub>I(PP)</sub> = 360 mV		2.5 V	3	3.5	4	pF
	RESET	V <sub>I</sub> = V <sub>CC</sub> or GND			3.5	4.35	5	

<sup>(1)</sup> All typical values are at  $V_{CC}$  = 2.5 V,  $T_A$  = 25°C.

SCES700-OCTOBER 2007

### **TIMING REQUIREMENTS**

over operating free-air temperature range (unless otherwise noted) (see Figure 1)

					V <sub>CC</sub> = 2.5 V ±0.2 V		
				MIN	MAX		
f <sub>clock</sub>	Clock frequence	су			200	MHz	
t <sub>w</sub>	Pulse duration	, CLK, CLK high or low		2.5		ns	
t <sub>act</sub>	Differential inp	uts active time <sup>(1)</sup>			22	ns	
t <sub>inact</sub>	Differential inp	uts inactive time <sup>(2)</sup>			22	ns	
	Catum times	Fast slew rate (3)(4)	Data hafara CLIVA CLIV	0.75			
t <sub>su</sub>	Setup time	Slow slew rate <sup>(5)(4)</sup>	Data before CLK↑, CLK↓	0.9		ns	
	l lald time	Fast slew rate <sup>(3)(4)</sup>	Data after OLIVA OLIV	0.75			
t <sub>h</sub>	Hold time	Slow slew rate <sup>(5)(4)</sup>	Data after CLK↑, CLK↓	0.9		ns	

- (1) V<sub>REF</sub> must be held at a valid input level, and data inputs must be held low for a minimum time of t<sub>act</sub> max, after RESET is taken high.
- (2) V<sub>REF</sub>, data, and clock inputs must be held at valid voltage levels (not floating) for a minimum time of t<sub>inact</sub> max, after RESET is taken low.
- (3) Data signal input slew rate ≥1 V/ns
- CLK, CLK input slew rates are ≥1 V/ns.
- (5) Data signal input slew rate ≥0.5 V/ns and <1 V/ns


### **SWITCHING CHARACTERISTICS**

over operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM	FROM TO V <sub>CC</sub> = 2.5 V (INPUT) (OUTPUT)		2.5 V V	UNIT
	(INFOT)	(001701)	MIN	MAX	
f <sub>max</sub>			200		MHz
$t_{pd}$	CLK and CLK	Q	1.1	3.1	ns
t <sub>PHL</sub>	RESET	Q		5	ns



#### PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B.  $I_{CC}$  tested with clock and data inputs held at  $V_{CC}$  or GND, and  $I_{O}$  = 0 mA.
  - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 Mhz, ZO = 50 Ω, Input slew rate = 1 V/ns  $\pm 20\%$  (unless otherwise noted).
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $V_{TT} = V_{REF} = V_{DDQ}/2$

  - F.  $V_{IH} = V_{REF} + 310$  mV (ac voltage levels) for differential inputs.  $V_{IH} = V_{CC}$  for LVCMOS input. G.  $V_{IL} = V_{REF} 310$  mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.
  - H.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .


Figure 1. Load Circuit and Voltage Waveforms

# PACKAGE MATERIALS INFORMATION

www.ti.com 8-Apr-2009


# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CSSTV32852GKFREP	BGA MI CROSTA R	GKF	114	1000	330.0	24.4	5.8	16.3	1.8	8.0	24.0	Q1

www.ti.com 8-Apr-2009




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSSTV32852GKFREP	BGA MICROSTAR	GKF	114	1000	346.0	346.0	41.0

# GKF (R-PBGA-N114)

# PLASTIC BALL GRID ARRAY



 $\hbox{NOTES:} \qquad \hbox{A.} \quad \hbox{All linear dimensions are in millimeters.} \quad \hbox{Dimensioning and tolerancing per ASME Y14.5M-1994.}$ 

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-205 variation DC.
- D. This package is tin-lead (SnPb). Refer to the 114 ZKF package (drawing 4204494) for lead-free.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

**Applications Products Amplifiers** amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive www.ti.com/automotive dataconverter.ti.com DLP® Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control dsp.ti.com www.ti.com/digitalcontrol Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Military Interface www.ti.com/military interface.ti.com Optical Networking Logic logic.ti.com www.ti.com/opticalnetwork Power Mgmt power.ti.com Security www.ti.com/security Telephony Microcontrollers microcontroller.ti.com www.ti.com/telephony Video & Imaging www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions www.ti.com/lprf Wireless www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated