STL50DN6F7



Dual N-channel 60 V, 9 mΩ typ., 57 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 double island package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	l _D
STL50DN6F7	60 V	11 mΩ	57 A

- Among the lowest R_{DS(on)} on the market
- Excellent figure of merit (FoM)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

Applications

• Switching applications

Description

This dual N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low onstate resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

Table 1: Device summary

Order code	Marking	Package	Packaging
STL50DN6F7	50DN6F7	PowerFLAT™ 5x6 double island	Tape and reel

Contents STL50DN6F7

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics(curve)	5
3	Test cir	cuits	7
4	Packag	e information	8
	4.1	PowerFLAT 5x6 double island type R package information	9
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14

STL50DN6F7 Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	60	V
V_{GS}	Gate source voltage	±20	V
I _D ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	57	۸
ID ^(*)	Drain current (continuous) at T _C = 100 °C	41	Α
I _{DM} ⁽¹⁾⁽²⁾	Drain current (pulsed)	228	Α
I _D (3)	Drain current (continuous) at T _{pcb} = 25 °C	15	^
ID(e)	Drain current(continuous) at T _{pcb} =100 °C	11	А
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	60	Α
D	Total dissipation at T _C = 25 °C	62.5	W
Ртот	Total dissipation at T _{pcb} = 25 °C	4.8	VV
TJ	Operating junction temperature	FF to 17F	°C
T _{stg}	Storage temperature	-55 to 175	C

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	2.4	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	°C/W

Notes:

 $^{(1)}$ When mounted on FR-4 board of 1inc2, 2oz Cu, t < 10 sec

 $^{^{(1)}\}text{This}$ value is rated according to $R_{\text{thj-c}}$

⁽²⁾Pulse width limited by safe operating area.

 $^{^{(3)}}$ This value is rated according to $R_{thj\text{-pcb}}$

Electrical characteristics STL50DN6F7

2 Electrical characteristics

(T_C = 25 °C unless otherwise specified)

Table 4: On /off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_{D} = 1 \text{ mA}$	60			V
I _{DSS}	Zero gate voltage drain current	V _{DS} = 60 V,V _{GS} = 0 V			1	μΑ
I _{GSS}	Gate-body leakage current	V _{DS} = 0 V, V _{GS} = 20 V			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2		4	V
R _{DS(on)}	Static drain-source on-resistance	V _{GS} = 10 V, I _D = 7.5 A		9	11	mΩ

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		ı	1035	1	pF
Coss	Output capacitance	$V_{DS} = 30V, f = 1 \text{ MHz}, V_{GS} = 0 \text{ V}$	ı	450	ı	pF
Crss	Reverse transfer capacitance	725 - 337, r = 1 min iz, v 33 - 3 V	-	53	-	pF
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, I_{D} = 15 \text{ A},$	ı	17	1	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V	-	5.7	-	nC
Q_{gd}	Gate-drain charge	(see Figure 14: "Test circuit for gate charge behavior")	-	5.7	-	nC

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 30V$, $I_D = 7.5$ A,	ı	14.5	ı	ns
tr	Rise time	$R_G = 4.7 \Omega, V_{GS} = 10 V$	ı	15.3	ı	ns
t _{d(off)}	Turn-off delay time	(see Figure 13: "Test circuit for	-	19.4	-	ns
t _f	Fall time	resistive load switching times"	1	8	1	ns

Table 7: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	I _{SD} = 15 A, V _{GS} = 0 V	1		1.2	V
t _{rr}	Reverse recovery time	$I_{SD} = 15 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	ı	26.8		ns
Qrr	Reverse recovery charge	$V_{DD} = 48 \text{ V}$	-	14.2		nC
I _{RRM}	Reverse recovery current	(see Figure 15: "Test circuit for inductive load switching and diode recovery times")	-	1.06		Α

Notes:

 $^{(1)}$ Pulsed: pulse duration = 300 μ s, duty cycle 1.5%



 $\bar{V}_{DS}(V)$

2.1 Electrical characteristics(curve)


10 º

10 -1

10 -

Figure 2: Safe operating area GIPD061120151450SOA (A) Operation in this area is limited by $R_{DS(on)}$ t_p = 10µs t_p = 100µs t_p = 1ms t_p = 10ms t_p = 10ms

10 ¹






Figure 8: Capacitance variations

C
(pF)

103

Clss

Coss

101

f= 1MHz

CRSS

Coss

1001

1001

1001

1001

VDS(V)

Figure 9: Normalized gate threshold voltage vs temperature V_{GS(th)} (norm.) GIPG291020151103VTH 1.1 0.9 I_D=250 μA 0.7 0.6 0.5 0.4 -75 125 175 -25 25 75

Figure 10: Normalized on-resistance vs temperature $R_{DS(on)}$ GIPD061120151212RON (norm.)

1.8 $V_{GS} = 10 \text{ V}$ 1.6

1.4


1.2


1

0.8

0.6

-75 -25 25 75 125 T_{j} (°C)







STL50DN6F7 Test circuits


3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 15: Test circuit for inductive load switching and diode recovery times







4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

4.1 PowerFLAT 5x6 double island type R package information

Figure 19: PowerFLAT™ 5x6 double island type R package outline





Table 8: PowerFLAT™ 5x6 double island type R mechanical data

	B: PowerFLAT ™ 5x6 doub	mm	
Dim.	Min.	Тур.	Max.
А	0.80		1.00
A1	0.02		0.05
A2		0.25	
b	0.30		0.50
С	5.80	6.00	6.20
D	5.00	5.20	5.40
D2	1.68		1.88
D3	4.80	5.00	5.20
D4	4.05	4.20	4.35
D5	0.25	0.40	0.55
D6	0.15	0.30	0.45
е		1.27	
Е	5.95	6.15	6.35
E2	3.50		3.70
E3	0.20	0.325	0.45
E4	0.55		0.75
E5	0.08		0.28
E6	2.35		2.55
E7	0.40		0.60
E8	0.75	0.90	1.05
L	0.60		0.80
L1	0.05	0.15	0.25
К	1.275		1.575
θ	0°		12°





Package information STL50DN6F7

4.2 PowerFLAT™ 5x6 packing information

Figure 21: PowerFLAT™ 5x6 tape (dimensions are in mm)





Figure 22: PowerFLAT™ 5x6 package orientation in carrier tape



PART NO.

R25.00

R25.00

R25.00

R25.00

R25.00

All dimensions are in millimeters

CORE DETAIL

8234350_Reel_rev_C

47/

Revision history STL50DN6F7

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
17-Jul-2015	1	First release.
13-Nov-2015	2	Document status promoted from preliminary to production data. Updated title and features in cover page. Updated Table 2: "Absolute maximum ratings" and Section 4: "Electrical characteristics". Added Section 4.1: "Electrical characteristics(curve)" Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

