

Freescale Semiconductor Technical Data

Document Number: MPC8640DECS01AD Rev. 0, 12/2008

MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications Addendum for the MC8640xTxxyyyaC Series

This document describes part-number-specific changes to recommended operating conditions and revised electrical specifications, as applicable, from those described in the general *MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications* (Document No. MPC8640DEC).

Specifications provided in this document supersede those in the *MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications*, Rev. 1 or later, for the part numbers listed in Table A only. Specifications not addressed herein are unchanged.

Because this document is frequently updated, refer to the website listed on the back page of this document or contact your Freescale sales office for the latest version.

Note that headings and table numbers in this document are not consecutively numbered. They are intended to correspond to the heading or table affected in the general hardware specification. Freescale Part Numbers Affected:

MC8640DTHX1250HC MC8640DTHX1000HC MC8640DTHX1067NC MC8640DTVU1250HC MC8640DTVU1000HC MC8640DTVU1067NC MC8640THX1250HC MC8640THX1000HC MC8640TVU1250HC MC8640TVU1250HC MC8640TVU1000HC



© Freescale Semiconductor, Inc., 2008. All rights reserved.



General Parameters

Part numbers addressed in this document are listed in Table A.

	O	perating Conditio	ns		
Freescale Part Number	CPU Frequency (MHz)	V _{DD} _Core <i>n</i>	T _j (°C)	Significant Differences from Hardware Specification	
MC8640DTHX1250HC	1250	1.05 V ± 50 mV	-40 to 105	Modified JTAG AC timing; extended junction	
MC8640DTHX1000HC	1000	1.05 V ± 50 mV		temperature range.	
MC8640DTHX1067NC	1067	0.95 V ± 50 mV			
MC8640DTVU1250HC	1250	1.05 V ± 50 mV			
MC8640DTVU1000HC	1000	1.05 V ± 50 mV			
MC8640DTVU1067NC	1067	0.95 V ± 50 mV			
MC8640THX1250HC	1250	1.05 V ± 50 mV			
MC8640THX1000HC	1000	1.05 V ± 50 mV			
MC8640THX1067NC	1067	0.95 V ± 50 mV			
MC8640TVU1250HC	1250	1.05 V ± 50 mV			
MC8640TVU1000HC	1000	1.05 V ± 50 mV			
MC8640TVU1067NC	1067	0.95 V ± 50 mV			

Table A. Part Numbers Addressed by This Data Sheet

2 General Parameters

This section summarizes changes to the general parameters of the MPC8640 described in the MPC8640 and MPC8640D Integrated Host Processor Hardware Specifications.

- Modified JTAG AC timing
 - t_{JTDVKH} (min) = 15 ns
- Extended junction temperature range
 - -- T_J = -40 to 105 °C

2.1 **Overall DC Electrical Characteristics**

2.1.2 Recommended Operating Conditions

Table 2 provides the recommended operating conditions for the MPC8640 part numbers described herein.

Characteristic	Symbol	Recommended Value	Unit	Notes
Junction temperature range	TJ	–40 to 105	°C	—

Table 2. Recommended Operating Conditions



JTAG AC Electrical Specifications 11.2

Table 43 provides the JTAG AC electrical specifications for the MPC8640 part numbers described herein.

Table 43. JTAG AC Timing Specifications (Independent of SYSCLK)¹

At recommended operating conditions (see Table 3).

Parameter	Symbol ²	Min	Max	Unit	Notes	
Input setup times: B	oundary-scan data TMS, TDI	^t jtdvkh ^t jtivkh	15 0		ns	4

Notes:

- 1. All outputs are measured from the midpoint voltage of the falling/rising edge of t_{TCLK} to the midpoint of the signal in question. The output timings are measured at the pins. All output timings assume a purely resistive 50-Ω load (see Figure 32). Time-of-flight delays must be added for trace lengths, vias, and connectors in the system.

2. The symbols used for timing specifications herein follow the pattern of t_{(first two letters of functional block)(signal)(state)} (reference)(state) for inputs and t_(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, t_{JTDVKH} symbolizes JTAG device timing (JT) with respect to the time data input signals (D) reaching the valid state (V) relative to the t_{JTG} clock reference (K) going to the high (H) state or setup time. Also, t_{JTDXKH} symbolizes JTAG timing (JT) with respect to the time data input signals (D) went invalid (X) relative to the tITG clock reference (K) going to the high (H) state. Note that, in general, the clock reference symbol representation is based on three letters representing the clock of a particular functional. For rise and fall times, the latter convention is used with the appropriate letter: R (rise) or F (fall).

4. Non-JTAG signal input timing with respect to t_{TCLK}.



21 Ordering Information

21.1 Part Numbers Addressed by This Specification

Table 73 provides the ordering information for the MPC8640 parts described in this document.

Table 73. Part Numbering Nomenclature

uu	nnnn	D	W	xx	уууу	а	Z
Product Code	Part Identifier	Core Count	Temp	Package ¹	Core Processor Frequency ² (MHz)	DDR speed (MHz)	Product Revision Level
MC ⁵ 8640	Blank = Single Core	T:	T: HX = High-lead HCTE FC-CBGA	1000, 1067, 1250	H – 500 MHz I	Revision C = 2.1 System Version Register Value for Rev C: 0x8090_0021 - MPC8640 0x8090_0121 - MPC8640D	
	0040	$D = 105^{\circ}C$ Dual Core	VU = RoHS lead-f ree HCTE FC-CBGA				

Notes:

1. See Section 16, "Package," for more information on available package types.

- 2. Processor core frequencies supported by parts addressed by this specification only. Not all parts described in this specification support all core frequencies. Additionally, parts addressed by part number specifications may support other maximum core frequencies.
- 3. The P prefix in a Freescale part number designates a "Pilot Production Prototype" as defined by Freescale SOP 3-13. These parts have only preliminary reliability and characterization data. Before pilot production prototypes may be shipped, written authorization from the customer must be on file in the applicable sales office acknowledging the qualification status and the fact that product changes may still occur while shipping pilot production prototypes.
- 4. Part Number MC8640xxx1067NC is our low V_{DD} _Core*n* device. V_{DD} _Core*n* = 0.95 V and V_{DD} _PLAT = 1.05 V.
- 5. MC Qualified production

Document Revision History

Table B provides a revision history for this hardware specification addendum.

Table B. Document Revision History

Rev. Number	Date	Substantive Change(s)
0	12/2008	Initial release.



THIS PAGE INTENTIONALLY LEFT BLANK



THIS PAGE INTENTIONALLY LEFT BLANK



How to Reach Us:

Home Page: www.freescale.com

Web Support: http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc. Technical Information Center, EL516 2100 East Elliot Road Tempe, Arizona 85284 1-800-521-6274 or +1-480-768-2130 www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405 Denver, Colorado 80217 1-800 441-2447 or +1-303-675-2140 Fax: +1-303-675-2150 LDCForFreescaleSemiconductor @hibbertgroup.com Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters which may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale and the Freescale logo are trademarks or registered trademarks of Freescale Semiconductor, Inc. in the U.S. and other countries. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc., 2008. All rights reserved.

Document Number: MPC8640DECS01AD Rev. 0 12/2008



