July 1988 Revised August 2000 00325 Low Power Hex ECL-to-TTL Translato

## 100325 Low Power Hex ECL-to-TTL Translator

#### **General Description**

FAIRCHILD

SEMICONDUCTOR

The 100325 is a hex translator for converting F100K logic levels to TTL logic levels. Differential inputs allow each circuit to be used as an inverting, non-inverting or differential receiver. An internal reference voltage generator provides  $V_{BB}$  for single-ended operation, or for use in Schmitt trigger applications. All inputs have  $50 k\Omega$  pull-down resistors. When the inputs are either unconnected or at the same potential the outputs will go LOW.

When used in single-ended operation the apparent input threshold of the true inputs is 20mV to 40mV higher (positive) than the threshold of the complementary inputs. The V<sub>EE</sub> and V<sub>TTL</sub> power may be applied in either order.

#### Features

- Pin/function compatible with 100125
- Meets 100125 AC specifications
- 50% power reduction of the 100125
- Differential inputs with built in offset
- Standard FAST® outputs
- 2000V ESD protection
- -4.2V to -5.7V operating range
- Available to industrial grade temperature range

### **Ordering Code:**

Order Number	Package Number	Package Description
100325SC	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
100325PC	N24E	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-010, 0.400 Wide
100325QI	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square
100325QC	V28A	28-Lead Plastic Lead Chip Carrier (PLCC), JEDEC MO-047, 0.450 Square Industrial Temperature Range (-40°C to +85°C)



© 2000 Fairchild Semiconductor Corporation DS009879

100325

Truth Table									
	Inp	Outputs							
	D <sub>n</sub>	D <sub>n</sub>	Q <sub>n</sub>						
	L	Н	L						
	н	L	н						
	L	L	L						
	н	Н	L						
	OPEN	OPEN	L						
	$V_{EE}$	V <sub>EE</sub>	L						
	L	V <sub>BB</sub>	L						
	Н	V <sub>BB</sub>	Н						
	V <sub>BB</sub>	L	Н						
	V <sub>BB</sub>	Н	L						
	6H Voltage Level V Voltage Level								

Logic Diagram



#### Absolute Maximum Ratings(Note 1)

Storage Temperature (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$
Maximum Junction Temperature (T <sub>J</sub> )	+150°C
V <sub>EE</sub> Pin Potential to Ground Pin	-7.0V to +0.5V
V <sub>TTL</sub> Pin Potential to Ground Pin	-0.5V to +6.0V
Input Voltage (DC)	V <sub>EE</sub> to +0.5V
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$ )	–0.5V to V <sub>CC</sub>
Current Applied to Output	
in LOW State (Max)	twice the rated $I_{OL}$ (mA)
ESD (Note 2)	≥2000V

# Recommended Operating Conditions

;	Case Temperature (T <sub>C</sub> )	
,	Commercial	0°C to +85°C
,	Industrial	-40°C to +85°C
,	Supply Voltage (V <sub>EE</sub> )	-5.7V to -4.2V

100325

 V<sub>CC</sub> Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical mA) Characteristics tables are not guaranteed at the absolute maximum rating. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: ESD testing conforms to MIL-STD-883, Method 3015.

#### **Commercial Version**

#### **DC Electrical Characteristics**

Symbol	Parameter	Min	Тур	Max	Units	Conditions			
V <sub>BB</sub>	Output Reference Voltage	-1380	-1320	-1260	mV	$I_{VBB} = -2.1 \text{ mA}$			
V <sub>IH</sub>	Single-Ended Input	-1165		-870	mV	Guaranteed HIGH Signal for A	ll Inputs		
	HIGH Voltage	-1105		-670	mv	(with One Input Tied to $\mathrm{V}_{\mathrm{BB}}$ )			
V <sub>IL</sub>	Single-Ended Input	-1830		-1475	mV	Guaranteed LOW Signal for A	l Inputs		
	LOW Voltage	-1050		-1475	mv	(with One Input Tied to V <sub>BB</sub> )			
V <sub>OH</sub>	Output HIGH Voltage	2.5			V	I <sub>OH</sub> = -2.0 mA	V <sub>IN</sub> = V <sub>IH (Max)</sub>		
V <sub>OL</sub>	Output LOW Voltage			0.5	V	I <sub>OL</sub> = 20 mA	or V <sub>IL (Min)</sub>		
V <sub>DIFF</sub>	Input Voltage Differential	150			mV	Required for Full Output Swing	3		
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2.0		$V_{CC} - 0.5$	V				
н	Input HIGH Current			350	μΑ	$V_{IN} = V_{IH (Max)}, D_0 - D_5 = V_{BB},$			
						$\overline{D}_0 - \overline{D}_5 = V_{IL (Min)}$			
IL	Input LOW Current	0.5			μΑ	$V_{IN} = V_{IL (Min)}, D_0 - D_5 = V_{BB}$			
los	Output Short-Circuit Current	-150		-60	mA	V <sub>OUT</sub> = GND (Note 4)			
I <sub>EE</sub>	VEE Power Supply Current	-37	-27	-17	mA	$D_0 - D_5 = V_{BB}$			
ITTL	V <sub>TTL</sub> Power Supply Current		45	65	mA	$D_0 - D_5 = V_{BB}$			

Note 3: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Note 4: Test one output at a time.

### **DIP AC Electrical Characteristics**

 $\mathsf{V}_{EE}=-4.2\mathsf{V}$  to  $-5.7\mathsf{V},\,\mathsf{V}_{CC}=GND,\,\mathsf{V}_{TTL}=+4.5\mathsf{V}$  to  $+5.5\mathsf{V}$ 

Symbol	Parameter	$T_C = 0^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
		Min	Max	Min	Max	Min	Max	Onits	Conditions
t <sub>PLH</sub>	Propagation Delay	0.80	3.50	0.90	3.70	1.00	4.00	ns	$C_L = 15 \text{ pF}$
t <sub>PHL</sub>	Data to Output	0.80	3.50	0.90	3.70	1.00	4.00	115	Figures 1, 2
t <sub>PLH</sub>	Propagation Delay	1.60	4.30	1.70	4.50	1.80	4.80	ns	$C_L = 50 \text{ pF}$
t <sub>PHL</sub>	Data to Output	1.00	4.30	1.70	4.50	1.00	1.60 4.60		Figures 1, 3

100325

# Commercial Version (Continued) SOIC and PLCC AC Electrical Characteristics

Symbol	Parameter	$\mathbf{T_C} = 0^{\circ}\mathbf{C}$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
Symbol		Min	Max	Min	Max	Min	Max	onna	Conditions
t <sub>PLH</sub>	Propagation Delay	0.80	3.30	0.90	3.50	1.00	3.80	ns	$C_L = 15 \text{ pF}$
t <sub>PHL</sub>	Data to Output	0.00	3.30	0.90	3.50	1.00	3.60	115	Figures 1, 2
t <sub>PLH</sub>	Propagation Delay	1.60	4.10	1.70	4.30	1.80	4.60		$C_L = 50 \text{ pF}$
t <sub>PHL</sub>	Data to Output	1.00	4.10	1.70	4.30	1.80	4.60	ns	Figures 1, 3
t <sub>OSHL</sub>	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		0.65		0.65		0.65	ns	(Note 5)
	Data to Output Path								
t <sub>OSLH</sub>	Maximum Skew Common Edge								PLCC Only
	Output-to-Output Variation		0.65		0.65		0.65	ns	(Note 5)
	Data to Output Path								
t <sub>OST</sub>	Maximum Skew Opposite Edge								PLCC Only
	Output-to-Output Variation		2.20		2.20		2.20	ns	(Note 5)
	Data to Output Path								
t <sub>PS</sub>	Maximum Skew								PLCC Only
	Pin (Signal) Transition Variation		2.10		2.10		2.10	ns	(Note 5)
	Data to Output Path								

Note 5: Output-to-Output Skew is defined as the absolute value of the difference between the actual propagation delay for any outputs within the same pack-aged device. The specifications apply to any outputs switching in the same direction either HIGH-to-LOW ( $t_{OSHL}$ ), or LOW-to-HIGH ( $t_{OSLH}$ ), or in opposite directions both HL and LH ( $t_{OST}$ ). Parameters  $t_{OST}$  and  $t_{PS}$  guaranteed by design.

#### **PLCC DC Electrical Characteristics**

#### $v_{\text{EE}}$ = -4.2V to -5.7V, $V_{\text{CC}}$ = GND, $T_{\text{C}}$ = -40°C to +85°C (Note 6)

Symbol	Parameter	<b>T</b> <sub>C</sub> = -	$T_C = -40^{\circ}C$		to +85°C	Units	Conditions	
Symbol		Min	Max	Min	Max	Units	Conditions	
V <sub>BB</sub>	Output Reference Voltage	-1395	-1255	-1380	-1260	mV	$I_{VBB} = -2.1 \text{ mA}$	
V <sub>IH</sub>	Single-Ended Input	-1170	-870	-1165	-870	mV	Guaranteed HIGH Signal for All Inputs	
	HIGH Voltage	-1170	-670	-1105	-670	IIIV	(with One Input Tied to V <sub>BB</sub> )	
V <sub>IL</sub>	Single-Ended Input	-1830	-1480	-1830	-1475	mV	Guaranteed LOW Signal for All Inputs	
	LOW Voltage	-1630	-1460	-1650	-1475	IIIV	(with One Input Tied to V <sub>BB</sub> )	
V <sub>OH</sub>	Output HIGH Voltage	2.5		2.5		V	$I_{OH} = -2.0 \text{ mA}$ $V_{IN} = V_{IH (Max)}$	
V <sub>OL</sub>	Output LOW Voltage		0.5		0.5	V	$I_{OL} = 20 \text{ mA}$ or $V_{IL (Min)}$	
V <sub>DIFF</sub>	Input Voltage Differential	150		150		mV	Required for Full Output Swing	
V <sub>CM</sub>	Common Mode Voltage	V <sub>CC</sub> - 2.0	$V_{CC} - 0.5$	$V_{CC} - 2.0$	$V_{CC} - 0.5$	V		
I <sub>IH</sub>	Input HIGH Current		450		350	μA	$V_{IN} = V_{IH (Max)}, D_0 - D_5 = V_{BB},$	
							$\overline{D}_0 - \overline{D}_5 = V_{IL (Min)}$	
I <sub>IL</sub>	Input LOW Current	0.5		0.5		μA	$V_{IN} = V_{IL (Min)}, D_0 - D_5 = V_{BB}$	
I <sub>OS</sub>	Output Short-Circuit Current	-150	-60	-150	-60	mA	V <sub>OUT</sub> = GND (Note 7)	
I <sub>EE</sub>	VEE Power Supply Current	-37	-15	-37	-17	mA	$D_0\text{-}D_5=V_{BB}$	
ITTL	V <sub>TTL</sub> Power Supply Current		65		65	mA	$D_0 - D_5 = V_{BB}$	

Note 6: The specified limits represent the "worst case" value for the parameter. Since these values normally occur at the temperature extremes, additional noise immunity and guardbanding can be achieved by decreasing the allowable system operating ranges. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

Note 7: Test one output at a time.

#### **PLCC AC Electrical Characteristics**

 $V_{EE} = -4.2V$  to -5.7V,  $V_{CC} = GND$ ,  $V_{TTL} = +4.5V$  to +5.5V

Symbol	Parameter	$T_C = -40^{\circ}C$		$T_C = +25^{\circ}C$		$T_C = +85^{\circ}C$		Units	Conditions
		Min	Max	Min	Max	Min	Max	Units	conditions
t <sub>PLH</sub>	Propagation Delay	0.00	2.20	0.00	2.50	1.00	2.00		C <sub>L</sub> = 15 pF
t <sub>PHL</sub>	Data to Output	0.80	3.30	0.90	3.50	1.00	3.80	ns	Figures 1, 2
t <sub>PLH</sub>	Propagation Delay	1.60	4.10	1 70	4.30	1.80	4.60		$C_L = 50 \text{ pF}$
t <sub>PHL</sub>	Data to Output	1.60	4.10	1.70	4.30	1.60	4.60	ns	Figures 1, 3

#### **Switching Waveform**



FIGURE 1. Propagation Delay

www.fairchildsemi.com

100325

5







8

