FAIRCHILD

SEMICONDUCTOR TM

DM74ALS652 Octal 3-STATE Bus Transceiver and Register

General Description

This device incorporates an octal transceiver and an octal D-type register configured to enable transmission of data from bus to bus or internal register to bus.

This bus transceiver features totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high level logic drive provide this device with the capability of being connected directly to and driving the bus lines in a bus organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The registers in the DM74ALS652 are edge-triggered D-type flip-flops. On the positive transition of the clock (CAB or CBA), the input data is stored into the appropriate register. The CAB input controls the transfer of data into the A register and the CBA input controls the B register.

The SAB and SBA control pins are provided to select whether real-time data or stored data is transferred. A LOW input level selects real-time data and a HIGH level selects stored data. The select controls have a "make before break" configuration to eliminate a glitch which would normally occur in a typical multiplexer during the transition between stored and real-time data.

The enable (GAB and $\overline{G}BA$) control pins provide four modes of operation: real-time data transfer from bus A to B, real-time data transfer from bus B to A, real-time bus A and/or B data transfer to internal storage, or internal stored data transfer to bus A and/or B.

Features

- Switching specifications at 50 pF
- \blacksquare Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- 3-STATE buffer-type outputs drive bus lines directly
- Independent registers and enables for A and B buses
- Multiplexed real-time and stored data

Order Number	Package Number	Package Description
DM74ALS652WM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
DM74ALS652NT	N24C	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available	in Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.
Connection	n Diagram	
	V _{CC} 24	28A SBA GBA B1 B2 B3 B4 B5 B6 B7 B8 23 22 21 20 19 18 17 16 15 14 13
	1	2 3 4 5 6 7 8 9 10 11 12
	CAB	SAB GAB A1 A2 A3 A4 A5 A6 A7 A8 GND

DM74ALS652

Function Table

Inputs Data I/O (Note 1) **Operation or Function** GAB GBA CAB СВА SAB SBA A1 thru A8 B1 thru B8 Not Specified Х Н H/L Х Х Input Store A. Hold B L Х H/L Х Х Not Specified Input Store B, Hold A L Н ↑ Х Х Input Input Store A and B Data H/L L Н H/L Х Х Input Input Isolation, Hold Storage L Х Х Output Input Real-Time B Data to A Bus L Х L Output Stored B Data to A Bus Х H/L Х Н Input L L Real-Time A Data to B Bus Х Output Н Х Х Input н L Н Stored A Data to B Bus Н Х Х Input Output ↑ T Н Н ↑ Х Х Input Output Store A in both Registers (Note 2) L L Х Х Output Input Store B in both Registers (Note 2) Н H or L H or L Н Н Output Output Stored A Data to B Bus and L Stored B Data to A Bus H = HIGH Logic Level

L = LOW Logic Level

 $\begin{array}{l} X = \text{Don't Care (Either LOW or HIGH Logic Levels, including transitions)} \\ \text{H/L} = \text{Either LOW or HIGH Logic Level excluding transitions} \end{array}$

↑ = Positive-going edge of pulse

Note 1: The data output functions may be enabled or disabled by various signals at the G and DIR inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW-to-HIGH transition on the clock inputs.

Note 2: Select control = L; clocks can occur simultaneously

Select control = H; clocks must be staggered in order to load both registers.

Logic Diagram



Absolute Maximum Ratings(Note 3)

Supply Voltage	7V
Input Voltage	
Control Inputs	7V
I/O Ports	5.5V
Operating Free-Air Temperature Range	0°C to +70°C
Storage Temperature Range	-65°C to +150°C
Typical θ _{JA}	
N Package	44.5°C/W
M Package	80.5°C/W

Note 3: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.5	5	5.5	V
/ _{IH}	HIGH Level Input Voltage	2			V
/ _{IL}	LOW Level Input Voltage			0.8	V
ОН	HIGH Level Output Current			-15	mA
OL	LOW Level Output Current			24	mA
CLK	Clock Frequency	0		40	MHz
w	Pulse Duration, Clocks LOW or HIGH	12.5			ns
SU	Data Setup Time, A before CAB or B before CBA (Note 4)	10↑			ns
Н	Data Hold Time, A after CAB or B after CBA (Note 4)	0↑			ns
Γ _A	Free Air Operating Temperature	0		70	°C

Electrical Characteristics

Symbol	Parameter	Test Conditions		Min	Тур	Max -1.2	Units V	
V _{IK}	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 mA$						
V _{OH}	HIGH Level	V _{CC} = 4.5V to 5.5V I _{OH} = -0.4 mA		V _{CC} – 2				
	Output Voltage	V _{CC} = Min	I _{OH} = -3 mA	2.4	3.2		V	
			I _{OH} = Max	2				
0L	LOW Level	V _{CC} = Min	I _{OL} = 12 mA		0.25	0.4		
	Output Voltage		I _{OL} = 24 mA		0.35	0.5	V	
			I _{OL} = 48 mA		0.35	0.5		
	Input Current at Maximum	V _{CC} = Max	I/O Ports, V _I = 5.5V			100	μA	
	Input Voltage		Control Inputs, $V_I = 7V$			100	μΑ	
IIH	HIGH Level Input Current	V _{CC} = Max, V _I = 2.7V, (Note 5)				20	μΑ	
IIL	LOW Level	V _{CC} = Max,	Control Inputs			-200	μA	
	Input Current	V _I = 0.4V (Note 5)	I/O Ports			-200	μΑ	
I _O	Output Drive Current	$V_{CC} = Max, V_O = 2.25V$		-30		-112	mA	
I _{CC}	Supply Current	V _{CC} = Max	Outputs HIGH		47	76		
			Outputs LOW		55	88	mA	
			Outputs Disabled		55	88	1	

Note 5: For I/O ports the 3-STATE output currents (I_{OZH} and I_{OZL}) are included in the I_{IH} and I_{IL} parameters.



n Delay Time GH Level Output n Delay Time DW Level Output n Delay Time GH Level Output n Delay Time DW Level Output GH Level Output 8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time	$V_{CC} = 4.5V \text{ to } 5.5V,$ $C_{L} = 50 \text{ pF},$ $R_{1} = R_{2} = 500\Omega,$ $T_{A} = \text{Min to Max}$	CBA or CAB to A or B CBA or CAB to A or B A or B to B or A A or B to B or A SBA or SAB to A or B	10 5 5 3 12	30 17 18 12 35	n
n Delay Time DW Level Output n Delay Time GH Level Output n Delay Time DW Level Output n Delay Time GH Level Output 8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time	$R_1 = R_2 = 500\Omega,$	CBA or CAB to A or B A or B to B or A A or B to B or A SBA or SAB	5	17 18 12	n n n
DW Level Output n Delay Time GH Level Output n Delay Time DW Level Output n Delay Time GH Level Output 8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time		to A or B A or B to B or A A or B to B or A SBA or SAB	5	18	n
n Delay Time GH Level Output n Delay Time DW Level Output n Delay Time GH Level Output 8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time	T _A = Min to Max	A or B to B or A A or B to B or A SBA or SAB	5	18	n
GH Level Output n Delay Time DW Level Output n Delay Time GH Level Output 8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time		B or A A or B to B or A SBA or SAB	3	12	n
n Delay Time DW Level Output n Delay Time GH Level Output 8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time		A or B to B or A SBA or SAB	3	12	n
DW Level Output n Delay Time GH Level Output 8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time		B or A SBA or SAB			
n Delay Time GH Level Output B LOW) (Note 6) n Delay Time DW Level Output B LOW) (Note 6) n Delay Time		SBA or SAB			
GH Level Output 8 LOW) (Note 6) In Delay Time DW Level Output 8 LOW) (Note 6) In Delay Time			12	35	
8 LOW) (Note 6) n Delay Time DW Level Output 8 LOW) (Note 6) n Delay Time	_		12	35	
n Delay Time DW Level Output 3 LOW) (Note 6) n Delay Time	_	to A or B			n
DW Level Output 3 LOW) (Note 6) n Delay Time					
B LOW) (Note 6) n Delay Time					
n Delay Time		SBA or SAB	6	20	n
•		to A or B			
				1	1
GH Level Output		SBA or SAB	6	25	n
3 HIGH) (Note 6)		to A or B			
n Delay Time					
OW Level Output		SBA or SAB	5	20	n
3 HIGH) (Note 6)		to A or B			
ble Time		GBA to			
vel Output		А	3	17	n
-		GBA to			
			5	18	n
			1	10	n
•					
			2	16	n
•					
			6	22	n
			6	18	n
				-	
			1	10	n
			2	16	n
•	ternel output state of the store so resi		hug input		L
	B HIGH) (Note 6) able Time evel Output able Time vel Output able Time Level Output able Time Level Output able Time evel Output able Time vel Output able Time Level Output able Time Level Output able Time Level Output able Time	B HIGH) (Note 6) able Time evel Output able Time vel Output able Time Level Output able Time Level Output able Time Level Output able Time vel Output able Time vel Output able Time vel Output able Time Level Output able Time Level Output	B HIGH) (Note 6) to A or B able Time GBA to avel Output A able Time GBA to vel Output A able Time GBA to vel Output A able Time GBA to Level Output A able Time GBA to Level Output A able Time GAB to Level Output B able Time GAB to sevel Output B able Time GAB to sevel Output B able Time GAB to sevel Output B able Time GAB to Level Output B	B HIGH) (Note 6) to A or B able Time GBA to 3 able Time A 3 able Time GBA to 5 able Time A 5 able Time GBA to 1 able Time GBA to 1 able Time GBA to 2 able Time GBA to 2 Level Output A 1 able Time GAB to 2 able Time GAB to 6 able Time GAB to 6 able Time GAB to 1 able Time GAB to 2	B HIGH) (Note 6) to A or B able Time GBA to 3 17 able Time GBA to 3 17 able Time GBA to 5 18 able Time GBA to 5 18 able Time GBA to 1 10 able Time GBA to 2 16 Level Output A 2 16 able Time GAB to 6 22 able Time GAB to 6 18 GAB to 6 18 10 able Time GAB to 6 18 able Time GAB to 6 18 able Time GAB to 1 10 able Time GAB to 1 10 able Time GAB to 1 10 able Time GAB to 2 16 Level Output B 2 16

I





www.fairchildsemi.com