
Vishay Siliconix

HALOGEN

FREE

Power MOSFET



| PRODUCT SUMMARY | | | | |
|--------------------------|------------------------|--------|--|--|
| V _{DS} (V) 100 | | | | |
| $R_{DS(on)}(\Omega)$ | V _{GS} = 10 V | 0.077 | | |
| Q _g max. (nC) | 7 | 72 | | |
| Q _{gs} (nC) | 1 | 11 | | |
| Q _{gd} (nC) | 3 | 32 | | |
| Configuration | Sin | Single | | |

FEATURES

- Surface-mount
- Available in tape and reel
- Dynamic dv/dt rating
- · Repetitive avalanche rated
- 175 °C operating temperature
- · Fast switching
- · Ease of paralleling
- · Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

Note

This datasheet provides information about parts that are RoHS-compliant and / or parts that are non RoHS-compliant. For example, parts with lead (Pb) terminations are not RoHS-compliant. Please see the information / tables in this datasheet for details

DESCRIPTION

Third generation power MOSFETs from Vishay provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The D²PAK (TO-263) is a surface-mount power package capable of accommodating die size up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface-mount package. The D²PAK (TO-263) is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0 W in a typical surface-mount application.

| ORDERING INFORMATION | | | | | |
|---------------------------------|-----------------------------|-----------------------------|------------------------------|--|--|
| Package | D ² PAK (TO-263) | D ² PAK (TO-263) | D ² PAK (TO-263) | | |
| Lead (Pb)-free and halogen-free | SiHF540S-GE3 | SiHF540STRL-GE3 a | SiHF540STRR-GE3 ^a | | |
| Lead (Pb)-free | IRF540SPbF | IRF540STRLPbF ^a | IRF540STRRPbF ^a | | |

Note

a. See device orientation

| ABSOLUTE MAXIMUM RATINGS (T _C | = 25 °C, unl | ess otherwis | se noted) | | | |
|--|--|----------------------|-----------------------------------|-------------|-------|--|
| PARAMETER | | | SYMBOL | LIMIT | UNIT | |
| Drain-source voltage | | | V_{DS} | 100 | | |
| Gate-source voltage | | | V_{GS} | ± 20 | V | |
| Continuous drain augrant | \/ at 10 \/ | $T_C = 25 ^{\circ}C$ | I _D | 28 | | |
| Continuous drain current | Continuous drain current $V_{GS} \text{ at 10 V} \frac{T_C = 25 ^{\circ}\text{C}}{T_C = 100 ^{\circ}\text{C}}$ | | | 20 | Α | |
| Pulsed drain current ^a | | | I _{DM} | 110 | | |
| Linear derating factor | | | | 1.0 | W/°C | |
| Linear derating factor (PCB mount) e | | | | 0.025 | VV/ C | |
| Single pulse avalanche energy b | | | E _{AS} | 230 | mJ | |
| Avalanche current ^a | | | I _{AR} | 28 | Α | |
| Repetitive avalanche energy a | | | E _{AR} | 15 | mJ | |
| Maximum power dissipation $T_C = 25 ^{\circ}C$ | | P _D | 150 | W | | |
| Maximum power dissipation (PCB mount) e T _A = 25 °C | | | 3.7 |] vv | | |
| Peak diode recovery dv/dt ^c | | | dv/dt | 5.5 | V/ns | |
| Operating junction and storage temperature range | | | T _J , T _{stg} | -55 to +175 | °C | |
| Soldering recommendations (peak temperature) d for 10 s | | | - | 300 | 1 | |

- Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11) $V_{DD} = 25 \text{ V}$, starting $T_J = 25 \text{ °C}$, L = 440 µH, $R_g = 25 \text{ }\Omega$, $I_{AS} = 28 \text{ A}$ (see fig. 12) $I_{SD} \le 28 \text{ A}$, $I_{CS} \le 170 \text{ A/µs}$, $V_{DD} \le V_{DS}$, $I_{J} \le 175 \text{ °C}$
- I_{SD} ≤ 28 A, u/u = 1.6 mm from case
- When mounted on 1" square PCB (FR-4 or G-10 material)

Document Number: 91022



www.vishay.com

Vishay Siliconix

| THERMAL RESISTANCE RATINGS | | | | | |
|--|-------------------|------|------|------|--|
| PARAMETER | SYMBOL | TYP. | MAX. | UNIT | |
| Maximum junction-to-ambient | R _{thJA} | - | 62 | | |
| Maximum junction-to-ambient (PCB mount) ^a | R _{thJA} | - | 40 | °C/W | |
| Maximum junction-to-case (drain) | R _{thJC} | - | 1.0 | | |

Note

a. When mounted on 1" square PCB (FR-4 or G-10 material)

| PARAMETER | SYMBOL | TEST CONDITIONS | | MIN. | TYP. | MAX. | UNIT |
|---|-----------------------|---|---|------|------|-------|------|
| Static | | | | | | | |
| Drain-source breakdown voltage | V _{DS} | $V_{GS} = 0$, $I_D = 250 \mu A$ | | 100 | - | - | V |
| V _{DS} temperature coefficient | $\Delta V_{DS}/T_{J}$ | Reference | e to 25 °C, I _D = 1 mA | - | 0.13 | - | V/°C |
| Gate-source threshold voltage | V _{GS(th)} | V _{DS} = | · V _{GS} , I _D = 250 μA | 2.0 | - | 4.0 | V |
| Gate-source leakage | I _{GSS} | , | V _{GS} = ± 20 V | - | - | ± 100 | nA |
| Zava gata valtaga dvain avvvant | | V _{DS} = | V _{DS} = 100 V, V _{GS} = 0 V | | - | 25 | |
| Zero gate voltage drain current | I _{DSS} | $V_{DS} = 80 \text{ V}$ | V _{GS} = 0 V, T _J = 150 °C | - | - | 250 | μA |
| Drain-source on-state resistance | R _{DS(on)} | V _{GS} = 10 V | I _D = 17 A ^b | - | - | 0.077 | Ω |
| Forward transconductance | 9 _{fs} | V _{DS} = | = 50 V, I _D = 17 A ^b | 8.7 | - | - | S |
| Dynamic | | | | | | | |
| Input capacitance | C _{iss} | | $V_{GS} = 0 V$ | - | 1700 | - | pF |
| Output capacitance | C _{oss} | | $V_{DS} = 25 \text{ V},$ | - | 560 | - | |
| Reverse transfer capacitance | C_{rss} | f = 1. | .0 MHz, see fig. 5 | - | 120 | - | |
| Total gate charge | Qg | | | - | - | 72 | |
| Gate-source charge | Q_{gs} | $V_{GS} = 10 \text{ V}$ | $I_D = 17 \text{ A}, V_{DS} = 80 \text{ V},$ see fig. 6 and 13 b | - | - | 11 | nC |
| Gate-drain charge | Q_{gd} | | ground re | - | - | 32 | |
| Turn-on delay time | t _{d(on)} | | | - | 11 | - | |
| Rise time | t _r | V_{DD} = 50 V, I_{D} = 17 A, R_{g} = 9.1 Ω , R_{D} = 2.9 Ω , see fig. 10 ^b | | - | 44 | - | ns |
| Turn-off delay time | t _{d(off)} | | | - | 53 | - | |
| Fall time | t _f | | | - | 43 | - | |
| Gate input resistance | R_{g} | f = 1 | MHz, open drain | 0.5 | - | 3.6 | Ω |
| Internal drain inductance | L_D | Between lead, 6 mm (0.25") from package and center of die contact | | - | 4.5 | - | الم |
| Internal source inductance | L _S | | | - | 7.5 | - | - nH |
| Drain-Source Body Diode Characteristic | es | | | | | | |
| Continuous source-drain diode current | Is | MOSFET symbol showing the integral reverse p - n junction diode | | - | - | 28 | A |
| Pulsed diode forward current ^a | I _{SM} | | | - | - | 110 | 7 ^ |
| Body diode voltage | V _{SD} | T _J = 25 °C, I _S = 28 A, V _{GS} = 0 V b | | - | - | 2.5 | V |
| Body diode reverse recovery time | t _{rr} | $T_J = 25 \text{ °C}, I_F = 17 \text{ A, dl/dt} = 100 \text{ A/µs} \text{ b}$ | | - | 180 | 360 | ns |
| Body diode reverse recovery charge | Q _{rr} | | | - | 1.3 | 2.8 | μC |
| Forward turn-on time | t _{on} | Intrinsic tu | urn-on is dominated by L _S and L _D) | | | 1-7 | |

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11)
- b. Pulse width $\leq 300~\mu s;~duty~cycle \leq 2~\%$



TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




Fig. 1 - Typical Output Characteristics, T_C = 25 °C




Fig. 2 - Typical Output Characteristics, $T_C = 175$ °C




Fig. 3 - Typical Transfer Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature




Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage






Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 8 - Maximum Safe Operating Area




Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms





Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case








Fig. 12a - Unclamped Inductive Test Circuit

Fig. 12b - Unclamped Inductive Waveforms




Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 13a - Basic Gate Charge Waveform





Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit







Fig. 14 - For N-Channel


Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg291022.






TO-263AB (HIGH VOLTAGE)







View A - A

| | MILLIN | METERS | INC | HES |
|------|--------|--------|-------|-------|
| DIM. | MIN. | MAX. | MIN. | MAX. |
| Α | 4.06 | 4.83 | 0.160 | 0.190 |
| A1 | 0.00 | 0.25 | 0.000 | 0.010 |
| b | 0.51 | 0.99 | 0.020 | 0.039 |
| b1 | 0.51 | 0.89 | 0.020 | 0.035 |
| b2 | 1.14 | 1.78 | 0.045 | 0.070 |
| b3 | 1.14 | 1.73 | 0.045 | 0.068 |
| С | 0.38 | 0.74 | 0.015 | 0.029 |
| c1 | 0.38 | 0.58 | 0.015 | 0.023 |
| c2 | 1.14 | 1.65 | 0.045 | 0.065 |
| D | 8.38 | 9.65 | 0.330 | 0.380 |

| | MILLIMETERS | | INC | HES | |
|------|-------------|-------|-----------|-------|--|
| DIM. | MIN. | MAX. | MIN. | MAX. | |
| D1 | 6.86 | - | 0.270 | - | |
| Е | 9.65 | 10.67 | 0.380 | 0.420 | |
| E1 | 6.22 | - | 0.245 | i | |
| е | 2.54 BSC | | 0.100 BSC | | |
| Н | 14.61 | 15.88 | 0.575 | 0.625 | |
| L | 1.78 | 2.79 | 0.070 | 0.110 | |
| L1 | - | 1.65 | ı | 0.066 | |
| L2 | - | 1.78 | - | 0.070 | |
| L3 | 0.25 BSC | | 0.010 | BSC | |
| L4 | 4.78 | 5.28 | 0.188 | 0.208 | |
| | | | | | |

ECN: S-82110-Rev. A, 15-Sep-08

DWG: 5970

Notes


- 1. Dimensioning and tolerancing per ASME Y14.5M-1994.
- 2. Dimensions are shown in millimeters (inches).
- 3. Dimension D and E do not include mold flash. Mold flash shall not exceed 0.127 mm (0.005") per side. These dimensions are measured at the outmost extremes of the plastic body at datum A.
- 4. Thermal PAD contour optional within dimension E, L1, D1 and E1.
- 5. Dimension b1 and c1 apply to base metal only.
- 6. Datum A and B to be determined at datum plane H.
- 7. Outline conforms to JEDEC outline to TO-263AB.

Document Number: 91364 www.vishay.com Revision: 15-Sep-08





RECOMMENDED MINIMUM PADS FOR D²PAK: 3-Lead



Recommended Minimum Pads Dimensions in Inches/(mm)

Return to Index



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Hyperlinks included in this datasheet may direct users to third-party websites. These links are provided as a convenience and for informational purposes only. Inclusion of these hyperlinks does not constitute an endorsement or an approval by Vishay of any of the products, services or opinions of the corporation, organization or individual associated with the third-party website. Vishay disclaims any and all liability and bears no responsibility for the accuracy, legality or content of the third-party website or for that of subsequent links.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.