



MC33772C

Battery cell controller IC

Rev. 3 — 4 June 2021

Product brief

1 General description

The MC33772C is a SMARTMOS lithium-ion battery cell controller IC designed for automotive applications, such as hybrid electric (HEV) and electric vehicles (EV) along with industrial applications, such as energy storage systems (ESS) and uninterruptible power supply (UPS) systems.

The device performs ADC conversions of the differential cell voltages and current, as well as battery coulomb counting and battery temperature measurements. The information is transmitted to MCU using one of the microcontroller interfaces: serial peripheral interface (SPI) or isolated daisy chain communication interface [also referred as transformer physical layer (TPL)] which supports both capacitive and inductive isolation between nodes of the IC. The product is AEC-Q100 qualified and operates up to 125 °C ambient temperature.

2 Features

- $5.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ operation, 40 V transient
- 3 to 6 cells management
- Isolated 2.0 Mbit/s differential communication or 4.0 Mbit/s SPI
- Addressable on initialization
- Bi-directional transceiver to support up to 63 nodes in daisy chain
- 0.8 mV total voltage measurement error
- Synchronized cell voltage/current measurement with coulomb count
- Averaging of cell voltage measurements
- Total stack voltage measurement
- Seven GPIO/temperature sensor inputs
- 5.0 V at 5.0 mA reference supply output
- Automatic over/undervoltage and temperature detection routable to fault pin
- Integrated sleep mode over/undervoltage and temperature monitoring
- Onboard 300 mA passive cell balancing with diagnostics
- Hot plug capable
- Detection of internal and external faults, as open lines, shorts, and leakage
- Designed to support ISO 26262, up to ASIL D safety system
- Fully compatible with the MC33771C and the MC33664
- Qualified in compliance with AEC-Q100



3 Simplified application diagram




Figure 1. Simplified application diagram, SPI use case




Figure 2. Simplified application diagram, TPL use case

aaa-037592

4 Applications

- Automotive: 12 V and high-voltage battery packs
- E-bikes, e-scooters, drones
- Energy storage systems
- Uninterruptible power supply (UPS)
- Battery junction box

5 Ordering information

5.1 Part numbers definition

MC33772C x y z AE/R2

Table 1. Part number breakdown

Code	Option	Description
x	T	x = T (TPL communication type)
y	A	y = A (Advanced)
	C	y = C (Current)
	P	y = P (Premium)
z	0	z = 0 (0 channels)
	1	z = 1 (3 to 6 channels)
	2	z = 2 (3 to 4 channels)
	AE	Package suffix
	R2	Tape and reel indicator

5.2 Part numbers list

This section describes the part numbers available to be purchased along with their differences. Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to <http://www.nxp.com>.

Table 2. Advanced orderable part table

Package type is 48-pin LQFP-EP

Orderable part	Number of channels	OV/UV	Precision GPIO as temperature channels and OT/UT	Current channel or coulomb count
TPL differential communication protocol				
MC33772CTA1AE	3 to 6	Yes	Yes	No
MC33772CTA2AE	3 to 4	Yes	Yes	No

Table 3. Premium orderable part table

Package type is 48-pin LQFP-EP

Orderable part	Number of channels	OV/UV	Precision GPIO as temperature channels and OT/UT	Current channel or coulomb count
TPL differential communication protocol with current measurement option				
MC33772CTP1AE	3 to 6	Yes	Yes	Yes
MC33772CTP2AE	3 to 4	Yes	Yes	Yes

Table 4. Current orderable part table

Package type is 48-pin LQFP-EP

Orderable part	Number of channels	OV/UV	Precision GPIO as temperature channels and OT/UT	Current channel or coulomb count
TPL differential communication protocol				
MC33772CTC0AE	0	No	Yes	Yes
MC33772CTC1AE	1	No	Yes	Yes

Note: To order parts in tape and reel, add an R2 suffix to the part number.

6 Pinning information

6.1 Pinout diagram




Figure 3. Pinout diagram

6.2 Pin definitions

Table 5. Pin definitions

Pin number	Pin name	Pin function	Definition
1	VPWR2	Input	Power supply input to the MC33772C
2	VPWR1	Input	Power supply input to the MC33772C
3	FAULT	Output	Fault output dependent on user defined internal or external faults. If not used, it must be left open
4	VPRE	Output	Pre-regulator voltage. Connect to a 470 nF capacitor
5	VCP	Output	Charge pump. Decouple with a 10 nF capacitor
6	GNDCP	Ground	Charge pump capacitor ground
7	CT_6	Input	Cell terminal pin 6 input. Terminate to LPF resistor
8	CB_6	Output	Cell balance driver. Terminate to cell 6 cell balance load resistor
9	CB_6:5_C	Output	Cell balance 6:5 common. Terminate to cell 6 and 5 common pin
10	CB_5	Output	Cell balance driver. Terminate to cell 5 cell balance load resistor
11	CT_5	Input	Cell terminal pin 5 input. Terminate to LPF resistor
12	CT_4	Input	Cell terminal pin 4 input. Terminate to LPF resistor
13	CB_4	Output	Cell balance driver. Terminate to cell 4 cell balance load resistor

Table 5. Pin definitions...continued

Pin number	Pin name	Pin function	Definition
14	CB_4:3_C	Output	Cell balance 4:3 common. Terminate to cell 4 and 3 common pin
15	CB_3	Output	Cell balance driver. Terminate to cell 3 cell balance load resistor
16	CT_3	Input	Cell terminal pin 3 input. Terminate to LPF resistor
17	CT_2	Input	Cell pin 2 input. Terminate to LPF resistor
18	CB_2	Output	Cell balance driver. Terminate to cell 2 cell balance load resistor
19	CB_2:1_C	Output	Cell balance 2:1 common. Terminate to cell 2 and 1 common pin
20	CB_1	Output	Cell balance driver. Terminate to cell 1 cell balance load resistor
21	CT_1	Input	Cell pin 1 input. Terminate to LPF resistor
22	CT_REF	Input	Cell terminal REF input. Terminate to LPF resistor
23	SPI_COM_EN	Input	SPI communication enable input. Wire to VPRE to use SPI communication, else wire to ground to use TPL communication
24	RESET	Input	RESET is an active high input. RESET has an internal pull down. If not used, it can be shorted to GND
25	SDA	I/O	I ² C data
26	SCL	I/O	I ² C clock
27	SO	Output	SPI serial output
28	VDDIO	Input	IO voltage for I ² C and SPI interfaces. Voltage level corresponding to logic 1 will be the same as VDDIO
29	CSB	Input	SPI active low chip select. If not used, it must be shorted to ground
30	VCOM	Output	Communication regulator output. Decouple with 2.2 μ F to CGND
31	CGND	Ground	Communication decoupling ground, terminate to GNDSUB
32	RDTX_OUT-	I/O	TPL receive/transmit output negative
33	SCLK/RDTX_IN-	I/O	SPI clock or TPL receive/transmit input negative
34	SI/RDTX_IN+	I/O	SPI serial input or TPL receive/transmit input positive
35	RDTX_OUT+	I/O	TPL receive/transmit output positive
36	AN0 GPIO0	I/O	General purpose input/output
37	AN1 GPIO1	I/O	General purpose input/output
38	AN2 GPIO2	I/O	General purpose input/output
39	AN3 GPIO3	I/O	General purpose input/output
40	AN4 GPIO4	I/O	General purpose input/output
41	AN5 GPIO5	I/O	General purpose input/output
42	AN6 GPIO6	I/O	General purpose input/output
43	ISENSE+	Input	Current measurement input +
44	ISENSE-	Input	Current measurement input -
45	AGND	I/O	Analog ground, terminate to GNDSUB
46	DGND	I/O	Digital ground, terminate to GNDSUB
47	VANA	Output	Precision ADC analog supply. Decouple with 47 nF capacitor to AGND
48	GNDSUB	Ground	Ground reference for device, terminate to reference of battery cluster
49	GNDFLAG	Ground	Exposed pad, terminate to lowest potential of the battery cluster and to heat dissipation area of PCB

7 General product characteristics

7.1 Ratings and operating requirements relationship

The operating voltage range pertains to the VPWR pins referenced to the AGND pins.

Table 6. Ratings vs. operating requirements

Fatal range	Lower limited operating range	Normal operating range	Upper limited operating range	Fatal range
Permanent failure may occur	No permanent failure, but IC functionality is not guaranteed	100 % functional		Permanent failure may occur
$V_{PWR} < -0.3\text{ V}$	$5.0\text{ V} \leq V_{PWR} \leq 6.0\text{ V}$ (SPI) $6.4\text{ V} \leq V_{PWR} \leq 7.0\text{ V}$ (TPL) Reset range: $-0.3\text{ V} \leq V_{PWR} \leq 5.0\text{ V}$ (SPI) $-0.3\text{ V} \leq V_{PWR} \leq 6.4\text{ V}$ (TPL) POR with V_{PWR} falling: $4.8\text{ V} \leq V_{PWR} < 5.0\text{ V}$ (SPI) $6.1\text{ V} \leq V_{PWR} < 6.4\text{ V}$ (TPL) POR with V_{PWR} rising: $5.6\text{ V} \leq V_{PWR} < 6.0\text{ V}$ (SPI) $6.6\text{ V} \leq V_{PWR} < 7.0\text{ V}$ (TPL)	$6.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (SPI) $7.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (TPL)	$30\text{ V} < V_{PWR} \leq 40\text{ V}$ IC parameters might be out of specification. Detection of V_{PWR} overvoltage is functional	$40\text{ V} < V_{PWR}$
Handling range - No permanent failure				

In both upper and lower limited operating range, no information can be provided about IC performance. Only the detection of V_{PWR} overvoltage is guaranteed in the upper limited operating range.

Performance in normal operating range is guaranteed only if there is a minimum of three battery cells in the stack.

7.2 Maximum ratings

Table 7. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings might cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min	Max	Unit
Electrical ratings				
VPWR1, VPWR2	Supply input voltage	-0.3	40	V
CT6	Cell terminal voltage	-0.3	40	V
VPWR to CT6	Voltage across VPWR1,2 pins pair and CT6 pin	-10	10	V
CT_N to CT_{N-1}	Cell terminal differential voltage ^[1]	-0.3	6.7	V
$CT_{N(CURRENT)}$	Cell terminal input current	—	±500	µA
CB_N to $CB_{N:N-1_C}$ $CB_{N:N-1_C}$ to CB_{N-1}	Cell balance differential voltage	—	10	V
CB_{N-1} to CT_{N-1}	Cell balance input to cell terminal input	-10	+10	V
VISENSE	ISENSE+ and ISENSE- pin voltage	-0.5	2.5	V
VCOM	Maximum voltage may be applied to VCOM pin from external source	—	5.8	V

Table 7. Maximum ratings...continued

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings might cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min	Max	Unit
VANA	Maximum voltage may be applied to VANA pin	—	3.1	V
VPRE	Maximum voltage which may be applied to VPRE pin from external source	—	7.0	V
VCP	Maximum voltage which may be applied to VCP pin from external source	—	14	V
VDDIO	Maximum voltage which may be applied to VDDIO pin from external source	—	5.8	V
V _{GPIO0}	GPIO0 pin voltage	-0.3	6.5	V
V _{GPIOx}	GPIOx pins (x = 1 to 6) voltage	-0.3	V _{COM} + 0.5	V
V _{DIG}	Voltage I ² C pins (SDA, SCL)	-0.3	VDDIO + 0.5	V
V _{RESET}	RESET pin	-0.3	6.5	V
V _{CSB}	CSB pin	-0.3	6.5	V
V _{SPI_COMM_EN}	SPI_COMM_EN	-0.3	7.0	V
V _{SO}	SO pin	-0.3	VDDIO + 0.5	V
V _{GPIO5,6}	Maximum voltage for GPIO5 and GPIO6 pins used as current input	-0.3	2.5	V
FAULT	Maximum applied voltage to pin	-0.3	7.0	V
I _{pin_unpowered}	Input current in a pin when the device is unpowered	-2	2	mA
V _{COMM}	Maximum voltage to pins RDTX_OUT+, RDTX_OUT-, SI/RDTX_IN+, CLK/RDTX_IN-	-10	10	V
V _{ESD1}	ESD voltage Human body model (HBM) Charge device model (CDM) Charge device model corner pins (CDM)	— — —	±2000 ±500 ±750	V
V _{ESD2}	ESD voltage (VPWR1, VPWR2, CTx, CBx, GPIOx, ISENSE+, ISENSE-, RDTX_OUT+, RDTX_OUT-, SI/RDTX_IN+, SCLK/ RDTX_IN-) Human body model (HBM)	[2] —	±4000	V
V _{ESD3}	ESD voltage (CTREF, CTx, CBx, GPIOx, ISENSE+, ISENSE-, RDTX_OUT+, RDTX_OUT-, SI/RDTX_IN+, SCLK/ RDTX_IN-) IEC 61000-4-2, Unpowered (Gun configuration: 330 Ω / 150 pF) HMM, Unpowered (Gun configuration: 330 Ω / 150 pF) ISO 10605:2009, Unpowered (Gun configuration: 2 kΩ / 150 pF) ISO 10605:2009, Powered (Gun configuration: 2 kΩ / 330 pF)	[3] — — — —	±8000 ±8000 ±8000 ±8000	V

[1] Adjacent CT pins may experience an overvoltage that exceeds their maximum rating during OV/UV functional verification test or during open line diagnostic test. Nevertheless, the IC is completely tolerant to this special situation.

[2] ESD testing is performed in accordance with the human body model (HBM) (C_{ZAP} = 100 pF, R_{ZAP} = 1500 Ω).

[3] These voltage values can be sustained only if ESD caps are used as described in [MC33772C External Components](#).

7.3 Thermal characteristics

Table 8. Thermal ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings might cause a malfunction or permanent damage to the device.

Symbol	Description (rating)	Min	Max	Unit
Thermal ratings				
T_A	Operating temperature Ambient (SPI application)	-40	+125	°C
T_A	Ambient (TPL application)	-40	+105	
T_J	Junction ^[1]	-40	+150	
T_{STG}	Storage temperature	-55	+150	°C
T_{PPRT}	Peak package reflow temperature ^{[2] [3]}	—	260	°C
Thermal resistance and package dissipation ratings				
$R_{\theta JB}$	Junction-to-board (bottom exposed pad soldered to board) 48 LQFP EP ^[4]	—	11	°C/W
$R_{\theta JA}$	Junction-to-ambient, natural convection, single-layer board (1s) 48 LQFP EP ^{[5] [6]}	—	72	°C/W
$R_{\theta JA}$	Junction-to-ambient, natural convection, four-layer board (2s2p) 48 LQFP EP ^{[5] [6]}	—	30	°C/W
$R_{\theta JCTOP}$	Junction-to-case top (exposed pad) 48 LQFP EP ^[7]	—	24	°C/W
$R_{\theta JCBOTTOM}$	Junction-to-case bottom (exposed pad) 48 LQFP EP ^[8]	—	0.98	°C/W
Ψ_{JT}	Junction to package top, natural convection ^[9]	—	4	°C/W

- [1] The user must ensure that the average maximum operating junction temperature (T_J) is not exceeded.
- [2] Pin soldering temperature limit is for 10 seconds maximum duration. Not designed for immersion soldering. Exceeding these limits may cause a malfunction or permanent damage to the device.
- [3] NXP's Package Reflow capability meets Pb-free requirements for JEDEC standard J-STD-020C. For Peak Package Reflow Temperature and Moisture Sensitivity Levels (MSL), go to www.nxp.com, search by part number (remove prefixes/suffixes) and enter the core ID to view all orderable parts, and review parametrics.
- [4] Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- [5] Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- [6] Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
- [7] Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1), with the cold plate temperature used for the case temperature.
- [8] Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.
- [9] Thermal characterization parameter indicating the temperature difference between the package top and the junction temperature per JEDEC JESD51-2.

7.4 Electrical characteristics

Table 9. Static and dynamic electrical characteristics

Characteristics noted under conditions: $6.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (SPI mode) or $7.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (TPL mode), $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ (SPI mode) or $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (TPL mode), $GND = 0\text{ V}$, unless otherwise stated. Typical values refer to $V_{PWR} = 24\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
Power management					
$V_{PWR(FO)}$	Supply voltage				V
	Full parameter specification (SPI application)	6.0	—	30	
	Full parameter specification (TPL application)	7.0	—	30	
I_{VPWR}	Supply current (base value)				mA
	Normal mode, cell balance OFF, ADC inactive, SPI communication inactive, IVCOM = 0 mA	—	6.0	—	
	Normal mode, cell balance OFF, ADC inactive, TPL communication inactive, IVCOM = 0 mA	—	8.0	—	
$I_{VPWR(TPL_TX1)}$	Supply current adder when TPL communication active with only one device in daisy chain	—	—	8.3	mA
$I_{VPWR(TPL_TX1/TX2)}$	Supply current adder when TPL communication active with multiple devices in daisy chain	—	—	10	mA
$I_{VPWR(CBON)}$	Supply current adder to set all 6 cell balance switches ON	—	2.0	—	mA
$I_{VPWR(ADC)}$	Delta supply current to perform ADC conversions (addend)				mA
	ADC1-A,B continuously converting	—	4.7	—	
	ADC2 continuously converting	—	1.0	—	
$I_{VPWR(SS)}$	Supply current in sleep and idle modes, communication inactive, cell balance off, oscillator monitor on, cyclic measurement off				
	SPI mode ($T_A = 25\text{ }^\circ\text{C}$)	—	32	—	μA
	SPI mode ($-40\text{ }^\circ\text{C} \leq T_A \leq 85\text{ }^\circ\text{C}$)	—	—	60	
	SPI mode ($T_A = 125\text{ }^\circ\text{C}$)	—	42	—	
	TPL mode ($T_A = 25\text{ }^\circ\text{C}$)	—	75	—	
	TPL mode ($-40\text{ }^\circ\text{C} \leq T_A \leq 85\text{ }^\circ\text{C}$)	—	—	100	
	TPL mode ($T_A = 125\text{ }^\circ\text{C}$)	—	—	138	
$I_{VPWR(CKMON)}$	Clock monitor current consumption	—	5	—	μA
$V_{PWR(OV_FLAG)}$	V_{PWR} overvoltage fault threshold (flag)	—	33.5	—	V
$V_{PWR(LV_FLAG)}$	V_{PWR} low-voltage warning threshold (flag)	—	7.8	—	V
$V_{PWR(UV_POR)}$	V_{PWR} undervoltage shutdown threshold (POR), falling V_{PWR}				V
	SPI mode	—	4.9	—	
	TPL mode	—	6.25	—	
$V_{PWR(UV_RIS)}$	V_{PWR} undervoltage shutdown threshold (POR), rising V_{PWR}				V
	SPI mode	—	5.8	—	
	TPL mode	—	6.8	—	
$t_{VPWR(FILTER)}$	V_{PWR} OV, LV filter	—	50	—	μs

Table 9. Static and dynamic electrical characteristics...continued

Characteristics noted under conditions: $6.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (SPI mode) or $7.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (TPL mode), $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ (SPI mode) or $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (TPL mode), $GND = 0\text{ V}$, unless otherwise stated. Typical values refer to $V_{PWR} = 24\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
VPRE power supply					
VPRE	Pre-regulator voltage range - decouple with 470 nF	—	5.75	—	V
	SPI mode, ILoad = 15 mA	4.9	—	—	
	SPI mode, ILoad = 15 mA, $5.0\text{ V} \leq V_{PWR} < 6.0\text{ V}$ TPL mode, ILoad = 70 mA	—	6.5	—	
V _{PRE(UV_TH)}	PRE undervoltage threshold leading to a reset	—	4.25	—	V
VCP power supply					
VCP	Charge pump voltage range	$2 \times V_{PRE} - 2$	—	$2 \times V_{PRE}$	V
V _{CP(UV_TH)}	Undervoltage threshold for VCP minus VPRE	—	1.5	—	V
VDDIO power supply					
V _{DDIO}	IO supply for I ² C and SPI interfaces - voltage range	—	4.15	—	V
VCOM power supply					
V _{COM}	VCOM output voltage	—	5.0	—	V
I _{VCOM}	VCOM output current allocated for external use	—	—	5.0	mA
V _{COM(UV)}	VCOM undervoltage fault threshold	—	4.4	—	V
V _{COM_HYS}	VCOM undervoltage hysteresis	—	100	—	mV
t _{VCOM(FLT_TIMER)}	VCOM undervoltage fault timer	—	10	—	μs
t _{VCOM(RETRY)}	VCOM fault retry timer	—	10	—	ms
V _{COM(OV)}	VCOM overvoltage fault threshold	5.4	—	5.9	V
I _{LIM(OC)}	VCOM current limit in TPL mode	65	—	140	mA
	VCOM current limit SPI mode	35	—	140	
R _{VCOM(SS)}	VCOM sleep mode pulldown resistor	—	2.0	—	kΩ
t _{VCOM}	VCOM rise time (CL = 2.2 μF ceramic X7R only)	—	—	400	μs
VANA power supply					
V _{ANA}	VANA output voltage (not used by external circuits) Decouple with 47 nF X7R 0603 or 0402	—	2.65	—	V
V _{ANA(UV)}	VANA undervoltage fault threshold	—	2.4	—	V
V _{ANA_HYS}	VANA undervoltage hysteresis	—	50	—	mV
V _{ANA(FLT_TIMER)}	VANA undervoltage fault timer	—	11	—	μs
V _{ANA(OV)}	VANA overvoltage fault threshold	—	2.8	—	V
t _{VANA(RETRY)}	VANA fault retry timer	—	10	—	ms
I _{LIM(OC)}	VANA current limit	5	—	10	mA
R _{VANA_RPD}	VANA sleep mode pull-down resistor	—	1.0	—	kΩ
t _{VANA}	VANA rise time (CL = 47 nF ceramic X7R only)	—	—	100	μs
ADC1-A, ADC1-B					
CT _{n(LEAKAGE)}	Cell terminal input leakage current	—	10	—	nA
CT _N	Cell terminal input current during conversion	—	50	—	nA
R _{PD}	Cell terminal open load detection pulldown resistor	—	950	—	Ω
V _{VPWR_RES}	VPWR terminal measurement resolution	—	2.44148	—	mV/LSB

Table 9. Static and dynamic electrical characteristics...continued

Characteristics noted under conditions: $6.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (SPI mode) or $7.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (TPL mode), $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ (SPI mode) or $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (TPL mode), $GND = 0\text{ V}$, unless otherwise stated. Typical values refer to $V_{PWR} = 24\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
V_{VPWR_RNG}	VPWR terminal measurement range				V
	SPI application	6.0	—	36	
	TPL application	7.0	—	36	
$VPWR_{TERM_ERR}$	VPWR terminal measurement accuracy	-0.5	—	0.5	%
V_{CT_RNG}	ADC differential input voltage range for CTn to CTn-1	0.0	—	4.85	V
$V_{CT_ANx_RES}$	Cell voltage and ANx resolution in 15-bit MEAS_xxxx registers	—	152.58789	—	$\mu\text{V}/\text{LSB}$
$V_{ANx_RATIO_RES}$	ANx resolution in 15-bit MEAS_xxxx registers in ratiometric mode	—	$V_{COM} \times 30.51758$	—	
V_{ERR}	Cell voltage measurement error $0.1\text{ V} \leq V_{CELL} \leq 4.85\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (or $-40\text{ }^\circ\text{C} \leq T_J \leq 125\text{ }^\circ\text{C}$)	—	± 0.7	—	mV
V_{ERR_1}	Cell voltage measurement error $0\text{ V} \leq V_{CELL} \leq 1.5\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_A \leq 60\text{ }^\circ\text{C}$ (or $-40\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$)	—	± 0.4	—	mV
V_{ERR_2}	Cell voltage measurement error $1.5\text{ V} \leq V_{CELL} \leq 2.7\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_A \leq 60\text{ }^\circ\text{C}$ (or $-40\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$)	—	± 0.4	—	mV
V_{ERR_3}	Cell voltage measurement error $2.7\text{ V} \leq V_{CELL} \leq 3.7\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_A \leq 60\text{ }^\circ\text{C}$ (or $-40\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$)	—	± 0.5	—	mV
V_{ERR_4}	Cell voltage measurement error $3.7\text{ V} \leq V_{CELL} \leq 4.3\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_A \leq 60\text{ }^\circ\text{C}$ (or $-40\text{ }^\circ\text{C} \leq T_J \leq 85\text{ }^\circ\text{C}$)	—	± 0.7	—	mV
V_{ERR_5}	Cell voltage measurement error $1.5\text{ V} \leq V_{CELL} \leq 4.5\text{ V}$, $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (or $-40\text{ }^\circ\text{C} \leq T_J \leq 125\text{ }^\circ\text{C}$)	—	± 0.7	—	mV
V_{ANx_ERR}	Magnitude of ANx error in the entire measurement range:				mV
	Ratiometric measurement	-16	—	16	
	Absolute measurement, input in the range [1.0, 4.5] V	-10	—	10	
	Absolute measurement, input in the range [0, 4.85] V for $-40\text{ }^\circ\text{C} < T_A < 60\text{ }^\circ\text{C}$	-8.0	—	8.0	
	Absolute measurement after soldering and aging, input in the range [0, 4.85] V for $-40\text{ }^\circ\text{C} < T_A < 105\text{ }^\circ\text{C}$	-11	—	11	
t_{VCONV}	Single channel net conversion time				μs
	13-bit resolution	—	6.77	—	
	14-bit resolution	—	9.43	—	
	15-bit resolution	—	14.75	—	
	16-bit resolution	—	25.36	—	
V_{V_NOISE}	Conversion noise				μVrms
	13-bit resolution	—	1800	—	
	14-bit resolution	—	1000	—	
	15-bit resolution	—	600	—	
	16-bit resolution	—	400	—	

Table 9. Static and dynamic electrical characteristics...continued

Characteristics noted under conditions: $6.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (SPI mode) or $7.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (TPL mode), $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ (SPI mode) or $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (TPL mode), $GND = 0\text{ V}$, unless otherwise stated. Typical values refer to $V_{PWR} = 24\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
ADC2/current sense module					
V _{INC}	ISENSE+/ISENSE- input voltage (reference to AGND)	-300	—	300	mV
V _{IND}	ISENSE+/ISENSE- differential input voltage range	-150	—	150	mV
V _{ISENSEX(OFFSET)}	ISENSE+/ISENSE- input voltage offset error	—	—	0.5	μV
I _{ISENSEX(BIAS)}	ISENSE+/ISENSE- input bias current	-100	—	100	nA
I _{ISENSE(DIF)}	ISENSE+/ISENSE- differential input bias current	-5.0	—	5.0	nA
I _{GAINERR}	ISENSE error including nonlinearities	-0.5	—	0.5	%
I _{ISENSE_OL}	ISENSE open load injected current	—	130	—	μA
V _{ISENSE_OL}	ISENSE open load detection threshold	—	460	—	mV
V _{2RES}	Current sense user register resolution	—	0.6	—	μV/LSB
V _{PGA_SAT}	PGA saturation half-range Gain = 256 Gain = 64 Gain = 16 Gain = 4	— — — —	4.9 19.5 78.1 150	— — — —	mV
V _{PGA_ITH}	Voltage threshold for PGA gain increase Gain = 256 Gain = 64 Gain = 16 Gain = 4	— — — —	— 2.344 9.375 37.50	— — — —	mV
V _{PGA_DTH}	Voltage threshold for PGA gain decrease Gain = 256 Gain = 64 Gain = 16 Gain = 4	— — — —	4.298 17.188 68.750 —	— — — —	mV
t _{AZC_SETTLE}	Time to perform auto-zero procedure after enabling the current channel	—	200	—	μs
t _{ICNV}	ADC conversion time including PGA settling time 13-bit resolution 14-bit resolution 15-bit resolution 16-bit resolution	— — — —	19.00 21.67 27.00 37.67	— — — —	μs
V _{I_NOISE}	Noise at 16-bit conversion	—	3.01	—	μVrms
V _{I_NOISE}	Noise error at 13-bit conversion	—	8.33	—	μVrms
ADC _{CLK}	ADC2 and ADC1-A,B clocking frequency	—	6.0	—	MHz
Cell balance drivers					
V _{DS(CLAMP)}	Cell balance driver VDS active clamp voltage	—	11	—	V
V _{OUT(FLT_TH)}	Output fault detection voltage threshold Balance off (open load) Balance on (shorted load)	—	0.55	—	V
R _{PD_CB}	Output OFF open load detection pull-down resistor Balance off, open load detect disabled	—	2.0	—	kΩ

Table 9. Static and dynamic electrical characteristics...continued

Characteristics noted under conditions: $6.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (SPI mode) or $7.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (TPL mode), $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ (SPI mode) or $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (TPL mode), $GND = 0\text{ V}$, unless otherwise stated. Typical values refer to $V_{PWR} = 24\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
$I_{OUT(LKG)}$	Output leakage current Balance off, open load detect disabled at $V_{DS} = 4.0\text{ V}$	—	—	1.0	μA
$R_{DS(on)}$	Drain-to-source on resistance $I_{OUT} = 300\text{ mA}$, $T_J = 125\text{ }^\circ\text{C}$ $I_{OUT} = 300\text{ mA}$, $T_J = 25\text{ }^\circ\text{C}$ $I_{OUT} = 300\text{ mA}$, $T_J = -40\text{ }^\circ\text{C}$	—	—	0.80	Ω
I_{LIM_CB}	Driver current limitation (shorted resistor)	310	—	950	mA
t_{ON}	Cell balance driver turn on $R_L = 15\text{ }\Omega$	—	350	—	μs
t_{OFF}	Cell balance driver turn off $R_L = 15\text{ }\Omega$	—	200	—	μs
$t_{BAL_DEGLICHT}$	Short/open detect filter time	—	20	—	μs
Internal temperature measurement					
IC_TEMP1_ERR	IC temperature measurement error	-3.0	—	3.0	K
IC_TEMP1_RES	IC temperature resolution	—	0.032	—	K/LSB
TSD_TH	Thermal shutdown	—	170	—	$^\circ\text{C}$
TSD_HYS	Thermal shutdown hysteresis	—	10	—	$^\circ\text{C}$
Default operational parameters					
$V_{CTOV(TH)}$	Cell overvoltage threshold (8 bits)	0.0	4.2	5.0	V
$V_{CTOV(RES)}$	Cell overvoltage threshold resolution	—	19.53125	—	mV/LSB
$V_{CTUV(TH)}$	Cell undervoltage threshold (8 bits)	0.0	2.5	5.0	V
$V_{CTUV(RES)}$	Cell undervoltage threshold resolution	—	19.53125	—	mV/LSB
$V_{GPIO_OT(TH)}$	GPIOx configured as ANx input overtemperature threshold from POR	—	1.16	—	V
$V_{GPIO_OT(RES)}$	Overtemperature voltage threshold resolution	—	4.8828125	—	mV/LSB
$V_{GPIO_UT(TH)}$	GPIOx configured as ANx input undertemperature threshold from POR	—	3.82	—	V
$V_{GPIO_UT(RES)}$	Undertemperature voltage threshold resolution	—	4.8828125	—	mV/LSB
General purpose input/output GPIOx					
V_{IH}	Input high-voltage (3.3 V compatible)	2.0	—	—	V
V_{IL}	Input low-voltage (3.3 V compatible)	—	—	1.0	V
V_{HYS}	Input hysteresis	—	100	—	mV
I_{IL}	Input leakage current Pins 3-state, $V_{IN} = V_{COM}$ or AGND	-100	—	100	nA
I_{IDL}	Differential input leakage current GPIO 5,6 GPIO 5,6 configured as digital inputs for current measurement	-30	—	30	nA
V_{OH}	Output high-voltage $I_{OH} = -0.5\text{ mA}$	$V_{COM} - 0.8$	—	—	V
V_{OL}	Output low-voltage $I_{OL} = +0.5\text{ mA}$	—	—	0.8	V
V_{ADC}	Analog ADC input voltage range for ratiometric measurements	AGND	—	V_{COM}	V

Table 9. Static and dynamic electrical characteristics...continued

Characteristics noted under conditions: $6.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (SPI mode) or $7.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (TPL mode), $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ (SPI mode) or $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (TPL mode), $GND = 0\text{ V}$, unless otherwise stated. Typical values refer to $V_{PWR} = 24\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
$V_{OL(TH)}$	Analog input open pin detect threshold	—	0.15	—	V
R_{OPENPD}	Internal open detection pull-down resistor	—	5.0	—	k Ω
t_{GPIO0_WU}	GPIO0 WU de-glitch filter	—	50	—	μs
t_{GPIO0_FLT}	GPIO0 daisy chain de-glitch filter both edges	—	20	—	μs
t_{GPIO2_SOC}	GPIO2 convert trigger de-glitch filter	—	2.0	—	μs
t_{GPIOx_DIN}	GPIOx configured as digital input de-glitch filter	2.5	—	5.6	μs
Reset input					
V_{IH_RST}	Input high-voltage (3.3 V compatible)	2.0	—	—	V
V_{IL_RST}	Input low-voltage (3.3 V compatible)	—	—	1.0	V
V_{HYS}	Input hysteresis	—	0.6	—	V
$t_{RESETFLT}$	RESET de-glitch filter	—	100	—	μs
R_{RESET_PD}	Input logic pull down (RESET)	—	100	—	k Ω
SPI_COM_EN input					
V_{IH}	Input high-voltage (3.3 V compatible)	2.0	—	—	V
V_{IL}	Input low-voltage (3.3 V compatible)	—	—	1.0	V
V_{HYS}	Input hysteresis	—	450	—	mV
Digital interface					
V_{FAULT_HA}	FAULT output (high active, $I_{OH} = 1.0\text{ mA}$)	—	4.9	—	V
I_{FAULT_CL}	FAULT output current limit	3.0	—	25	mA
R_{FAULT_PD}	FAULT output pulldown resistance	—	100	—	k Ω
V_{IH_COMM}	Voltage threshold to detect the input as high SI/RDTX_IN+, SCLK/RDTX_IN-, CSB, SDA, SCL (NOTE: needs to be 3.3 V compatible)	—	—	2.0	V
V_{IL_COMM}	Voltage threshold to detect the input as low SI/RDTX_IN+, SCLK/RDTX_IN-, CSB, SDA, SCL	0.8	—	—	V
V_{HYS}	Input hysteresis SI/RDTX_IN+, SCLK/RDTX_IN-, CSB, SDA, SCL	—	100	—	mV
I_{LOGIC_SS}	Sleep state input logic current CSB	-100	—	100	nA
R_{SCLK_PD}	Input logic pulldown resistance (SCLK/RDTX_IN-, SI/RDTX+)	—	20	—	k Ω
R_{I_PU}	Input logic pullup resistance to V_{COM} (CSB, SDA, SCL)	—	100	—	k Ω
I_{SO_TRI}	3-state SO input current 0 V to V_{COM}	-2.0	—	2.0	μA
V_{SO_HIGH}	SO high-state output voltage with $I_{SO(HIGH)} = -2.0\text{ mA}$	$V_{DDIO} - 0.4$	—	—	V
V_{SO_LOW}	SO, SDA, SLK low-state output voltage with $I_{SO(HIGH)} = -2.0\text{ mA}$	—	—	0.4	V
CSB_{WU_FLT}	CSB wake-up de-glitch filter, low to high transition	—	50	—	μs

Table 9. Static and dynamic electrical characteristics...continued

Characteristics noted under conditions: 6.0 V ≤ V_{PWR} ≤ 30 V (SPI mode) or 7.0 V ≤ V_{PWR} ≤ 30 V (TPL mode), -40 °C ≤ T_A ≤ 125 °C (SPI mode) or -40 °C ≤ T_A ≤ 105 °C (TPL mode), GND = 0 V, unless otherwise stated. Typical values refer to V_{PWR} = 24 V, T_A = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
System timing					
t _{CELL_CONV}	Time needed to acquire all 6 cell voltages and the current after an on demand conversion				μs
	13-bit resolution	—	41	—	
	14-bit resolution	—	57	—	
	15-bit resolution	—	89	—	
	16-bit resolution	—	152	—	
t _{SYNC}	V/I synchronization time				μs
	ADC1-A,B at 13 bit, ADC2 at 13 bit	—	41.39	—	
	ADC1-A,B at 14 bit, ADC2 at 13 bit	—	42.71	—	
	ADC1-A,B at 15 bit, ADC2 at 13 bit	—	47.37	—	
	ADC1-A,B at 16 bit, ADC2 at 13 bit	—	95.14	—	
t _{SYNC}	V/I synchronization time				μs
	ADC1-A,B at 13 bit, ADC2 at 14 bit	—	46.73	—	
	ADC1-A,B at 14 bit, ADC2 at 14 bit	—	48.05	—	
	ADC1-A,B at 15 bit, ADC2 at 14 bit	—	50.71	—	
	ADC1-A,B at 16 bit, ADC2 at 14 bit	—	92.47	—	
t _{SYNC}	V/I synchronization time				μs
	ADC1-A,B at 13 bit, ADC2 at 15 bit	—	57.39	—	
	ADC1-A,B at 14 bit, ADC2 at 15 bit	—	58.71	—	
	ADC1-A,B at 15 bit, ADC2 at 15 bit	—	61.37	—	
	ADC1-A,B at 16 bit, ADC2 at 15 bit	—	87.14	—	
t _{SYNC}	V/I synchronization time				μs
	ADC1-A,B at 13 bit, ADC2 at 16 bit	—	78.73	—	
	ADC1-A,B at 14 bit, ADC2 at 16 bit	—	80.05	—	
	ADC1-A,B at 15 bit, ADC2 at 16 bit	—	82.71	—	
	ADC1-A,B at 16 bit, ADC2 at 16 bit	—	88.02	—	
t _{VPWR(READY)}	Time after VPWR connection for the IC to be ready for initialization	—	—	5.0	ms
t _{WAKE-UP}	Power up duration	—	—	440	μs
t _{WAKE_DELAY}	Time between wake pulses	—	600	—	μs
t _{NOWUP}	Time, starting from the first SOM received, to go back to Sleep/Idle mode time after receiving incomplete TPL bus wake-up sequence	—	—	1.3	ms
t _{IDLE}	Idle timeout after POR	—	60	—	s
t _{BALANCE}	Cell balance timer range	0.5	—	511	min
t _{CYCLE}	Cyclic acquisition timer range	0.0	—	8.5	s
t _{FAULT}	Fault detection to activation of fault pin Normal mode	—	—	56	μs
t _{DIAG}	Diagnostic mode timeout	0.047	1.0	8.5	s
t _{EOC}	SOC to data ready (includes post processing of data)				μs
	13-bit resolution	—	148	—	
	14-bit resolution	—	201	—	
	15-bit resolution	—	307	—	
	16-bit resolution	—	520	—	
t _{SETTLE}	Time after SOC to begin converting with ADC1-A,B	—	12.28	—	μs

Table 9. Static and dynamic electrical characteristics...continued

Characteristics noted under conditions: 6.0 V ≤ V_{PWR} ≤ 30 V (SPI mode) or 7.0 V ≤ V_{PWR} ≤ 30 V (TPL mode), -40 °C ≤ T_A ≤ 125 °C (SPI mode) or -40 °C ≤ T_A ≤ 105 °C (TPL mode), GND = 0 V, unless otherwise stated. Typical values refer to V_{PWR} = 24 V, T_A = 25 °C, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
t _{CLST_TPL}	Time needed to send an SOC command and read back 6 cell voltages, 7 temperatures, 1 current, and 1 coulomb counter with TPL communication working at 2.0 Mbit/s and ADC1-A,B configured as follows (with ADC_CFG[AVG] = 0):				ms
	13-bit resolution	—	0.79	—	
	14-bit resolution	—	0.85	—	
	15-bit resolution	—	0.95	—	
	16-bit resolution	—	1.16	—	
t _{CLST_SPI}	Time needed to send an SOC command and read back 6 cell voltages, 7 temperatures, 1 current, and 1 coulomb counter with SPI communication working at 4.0 Mbit/s and ADC1-A,B configured as follows (with ADC_CFG[AVG] = 0):				ms
	13-bit resolution	—	0.48	—	
	14-bit resolution	—	0.54	—	
	15-bit resolution	—	0.64	—	
	16-bit resolution	—	0.86	—	
t _{I2C_DOWNLOAD}	Time to download EEPROM calibration after POR	—	—	1.0	ms
t _{I2C_ACCESS}	EEPROM access time, EEPROM write (depends on device selection)	—	5.0	—	ms
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time t _{WAVE_DC_BITx} = 00	—	500	—	µs
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time t _{WAVE_DC_BITx} = 01	—	1.0	—	ms
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time t _{WAVE_DC_BITx} = 10	—	10	—	ms
t _{WAVE_DC_BITx}	Daisy chain duty cycle off time t _{WAVE_DC_BITx} = 11	—	100	—	ms
t _{WAVE_DC_ON}	Daisy chain duty cycle on time	—	500	—	µs
t _{COM_LOSS}	Time out to reset the IC in the absence of communication	—	1024	—	ms
SPI interface					
t _{TD}	Sequential data transfer delay in SPI mode (N)	1.0	—	—	µs
F _{SCK}	SCLK frequency	—	—	4.0	MHz
t _{SCK_H}	SCLK high time (A)	125	—	—	ns
t _{SCK_L}	SCLK high time (B)	125	—	—	ns
t _{SCK}	SCLK period (A+B)	250	—	—	ns
t _{FALL}	SCLK falling time	—	—	15	ns
t _{RISE}	SCLK rising time	—	—	15	ns
t _{SET}	SCLK setup time (O)	20	—	—	ns
t _{HOLD}	SCLK hold time (P)	20	—	—	ns
t _{SI_SETUP}	SI setup time (F)	40	—	—	ns
t _{SI_HOLD}	SI hold time (G)	40	—	—	ns
t _{SO_VALID}	SO data valid, rising edge of SCLK to SO data valid (I)	—	—	40	ns

Table 9. Static and dynamic electrical characteristics...continued

Characteristics noted under conditions: $6.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (SPI mode) or $7.0\text{ V} \leq V_{PWR} \leq 30\text{ V}$ (TPL mode), $-40\text{ }^\circ\text{C} \leq T_A \leq 125\text{ }^\circ\text{C}$ (SPI mode) or $-40\text{ }^\circ\text{C} \leq T_A \leq 105\text{ }^\circ\text{C}$ (TPL mode), $GND = 0\text{ V}$, unless otherwise stated. Typical values refer to $V_{PWR} = 24\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted.

Symbol	Parameter	Min	Typ	Max	Unit
t _{SO_EN}	SO enable time (H)	—	—	40	ns
t _{SO_DISABLE}	SO disable time (K)	—	—	40	ns
t _{CSB_LEAD}	CSB lead time (L)	100	—	—	ns
t _{CSB_LAG}	CSB lag time (M)	100	—	—	ns
TPL interface (MCU)					
t _{MCU_RES}	Time between two consecutive message request transmitted by MCU	4.0	—	—	μs
t _{WU_Wait}	Time the MCU shall wait after sending first wake-up message per MC33772C IC	0.75	—	—	ms
TPL interface (MC33772C)					
t _{TPL_TD}	Sequential data transfer delay in TPL mode	—	4.0	—	μs
t _{TPL}	Transmit pulse duration	—	208	—	ns
t _{port_delay}	Port delay introduced by each repeater in MC33772C	—	—	0.95	μs
t _{RES}	Slave response after read command	—	5.0	—	μs
V _{RDTX_INTH}	Differential receiver threshold	—	580	—	mV
t _{EOM}	Message timeout duration	—	250	—	μs

7.5 Timing diagrams




Figure 4. Low-voltage SPI interface timing




Figure 5. Transformer communication signaling


8 Packaging


8.1 Package mechanical dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.nxp.com and perform a keyword search for the document number of the drawings.

Table 10. Package Outline

Package	Suffix	Package outline drawing number
48-pin LQFP-EP	AE	SOT1571-1





© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 14 DEC 2017

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: JEDEC MS-026 BBC	DRAWING NUMBER: SOT1571-1	REVISION: F	
--	-------------------------------	------------------------------	----------------	--

NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.

2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.

3. PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.

5. DIMENSION TO BE DETERMINED AT SEATING PLANE C.

6. THIS DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE UPPER LIMIT BY MORE THAN 0.08MM AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD SHALL NOT BE LESS THAN 0.07MM.

7. THIS DIMENSION DOES NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25MM PER SIDE. THIS DIMENSION IS MAXIMUM PLASTIC BODY SIZE DIMENSION INCLUDING MOLD MISMATCH.

8. EXACT SHAPE OF EACH CORNER IS OPTIONAL.

9. HATCHED AREA TO BE KEEP OUT ZONE FOR PCB ROUTING.

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED

DATE: 14 DEC 2017

MECHANICAL OUTLINE PRINT VERSION NOT TO SCALE	STANDARD: JEDEC MS-026 BBC	DRAWING NUMBER: SOT1571-1	REVISION: F	
--	-------------------------------	------------------------------	----------------	--

Figure 6. Package outline

9 Revision history

Revision history

Revision	Date	Description
v.3	20210604	update to align with data sheet MC33772C v.3
v.2	20210310	update to align with preliminary data sheet
v.1	20200324	initial version

10 Legal information

10.1 Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

10.2 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <http://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Translations — A non-English (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

10.3 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Tables

Tab. 1.	Part number breakdown	4	Tab. 7.	Maximum ratings	8
Tab. 2.	Advanced orderable part table	5	Tab. 8.	Thermal ratings	10
Tab. 3.	Premium orderable part table	5	Tab. 9.	Static and dynamic electrical characteristics	11
Tab. 4.	Current orderable part table	5	Tab. 10.	Package Outline	20
Tab. 5.	Pin definitions	6			
Tab. 6.	Ratings vs. operating requirements	8			

Figures

Fig. 1.	Simplified application diagram, SPI use case	2	Fig. 3.	Pinout diagram	6
Fig. 2.	Simplified application diagram, TPL use case	3	Fig. 4.	Low-voltage SPI interface timing	19
			Fig. 5.	Transformer communication signaling	19
			Fig. 6.	Package outline	21

Contents

1	General description	1
2	Features	1
3	Simplified application diagram	2
4	Applications	4
5	Ordering information	4
5.1	Part numbers definition	4
5.2	Part numbers list	5
6	Pinning information	6
6.1	Pinout diagram	6
6.2	Pin definitions	6
7	General product characteristics	8
7.1	Ratings and operating requirements relationship	8
7.2	Maximum ratings	8
7.3	Thermal characteristics	10
7.4	Electrical characteristics	11
7.5	Timing diagrams	19
8	Packaging	20
8.1	Package mechanical dimensions	20
9	Revision history	24
10	Legal information	25

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2021.

All rights reserved.

For more information, please visit: <http://www.nxp.com>

For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 4 June 2021
Document identifier: MC33772C