

Panasonic Semiconductor Singapore A Division of Panasonic Semiconductor Asia Pte Ltd

Company Registration No. 197803125E

22, Ang Mo Kio Industrial Park 2, Singapore 569506. Tel: (65)64818811 Fax: (65)64816486

DOCUMENT COVER PAGE

Note: This cover page establishes the Doc No., Title and current status of the attached document.

Doc No.	SDSC-PSE-AN17820B	Issue Level	Rev	Eff Date
DUC NO.	3030-1 3E-AN176200	1	3	19-JAN-05
Doc Title	Product Specifications for AN17820B	Total no. of pag (excluding this p		18

Issue	Rev	Eff Date	S/N	Page	Change Details	Remarks
1	1	8-NOV-04	1	- ugo	Added this cover page.	rionano
I		0-110 0-04	2	- 7A	Added this page for leadfree specification.	
			<u> </u>	,,,,		
	2	16-DEC-04	1	7	Removed this page.	
	2				Amended Outer Lead Surface Process &	
			2	7A		
					Chip Mounting Method.	
	3	19-JAN-05	1	6	Removed physical product marking indications.	

Revision History

Prepared	Shangliyn	Product Specifications	Ref No.	А
Checked	Kennethlaw		Total Page	18
Approved	Hisuli	AN17820B	Page No.	1
	<i></i>	MSCS		

Туре	Silicon Monolithic Bipolar IC
Appearance	SIL-12 Pin Plastic Package (Power Type with Fin)
Application	Low Frequency Amplifier
Function	BTL 7.5W x 2ch Power Amplifier with Standby Function and Volume Function

A	Absolute Maximum Ratings				
No.	Item	Symbol	Ratings	Unit	Note
1	Storage Temperature	Tstg	-55 ~ +150	°C	1
2	Operating Ambient Temperature	Topr	-25 ~ +70	°C	1
3	Operating Ambient Pressure	Popr	$1.013 \times 10^5 \pm 0.61 \times 10^5$	Pa	
4	Operating Constant Acceleration	Gopr	9810	m/s ²	an a
5	Operating Shock	Sopr	4900	m/s ²	
6	Supply Voltage	Vcc	24.0	V	2
7	Supply Current	Icc	4.0	Α	<u></u>
8	Power Dissipation	Pd	37.5	W	Ta=70°C

Operating Supply Voltage Range	Vcc	5.0V ~ 18.0V
Note 1: The temperature of all items sha	all be Ta = 25°C except st	orage temperature and operating
ambient temperature. Note 2: At no signal input		APTIONS
		/

Eff. Date Eff. Date	Eff. Date	Eff. Date	QA/	
30 April 2003				

FMSC-PSDA-002-01 REV 1

Prepared Charrying Checked Kennethio		yn	Pro	duct Specificatio	ns	Ref	f No.	В	-1	
Ch	ecked	Kennethte	w	MSCS	_		Tot	al Pag	e 1	8
Ap	proved	Higuli		05.05.03	AN17820B		Pag	ge No.		2
В	Electr	ical Charact		`	ess otherwise specified, the ar $2 \pm 2^{\circ}C$, Vcc = 12.0V, freque					
No		Item	Symbo	Test	Conditions	-	Limits Typ		Unit	Note
1	Quiesce Current	ent Circuit	I _{CQ}	1	Vin = 0V, Vol = 0V	-	45	100	mA	
2		v Current	I _{STB}	1	Vin = 0V, Vol = 0V	-	1	10	μΑ	
3	Output Voltage		V _{NO}	1 .	$Rg = 10k\Omega$, $Vol = 0V$	-	0.25	0.6	mVrms	1
4	Voltage	Gain	G _v	1	Po = 1.0W, Vol = 1.25V	38	40	42	dB	
5	Total H Distorti	armonic on	THD	1	Po = 1.0W, Vol = 1.25V	-	0.15	0.5	%	
6	Maximu Output	um Power 1	Po1	1	THD = 10%, Vol = 1.25V	6.0	7.5	-	W	
7	Maxim Output	um Power 2	Po2	1	Vcc = 15V THD = 10%, Vol = 1.25V	10.0	12.5	-	W	
8	Ripple Ratio	Rejection	RR	1	$Rg = 10k\Omega, Vol = 0V$ Vr = 1Vrms, fr = 120Hz	30	50	-	dB	1
9	Output Voltage		V _{off}	1	$Rg = 10k\Omega$, $Vol = 0V$	-350	0	350	mV	
10	Volume Attenua	e ation Ratio	Att	1	Po = 1.0W, Vol = 0V	70	80	-	dB	1
11	Channe	el Balance 1	CB1	1	Po = 1.0W, Vol = 1.25V	-1	0	1	dB	
12	Channe	el Balance 2	CB2	1	Po = 1.0W, Vol = 0.6V	-2	0	2	dB	
13	Middle Gain	Voltage	G _{Vm}	1	Po = 1.0W, Vol = 0.6V	26.5	29.5	32.5	dB	
14	Channe	el Crosstalk	СТ	1	$P_0 = 1.0W, V_0 = 1.25V$	40	55	-	dB	

Note 1) For this measurement, use the BPF = 15Hz ~ 30kHz (12dB/OCT)

Interference and the second s second second se second second s	1		1001	
Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				
EMEC BEDA 002 01	DEV 1	C.	miconductor Co	mpany Matsushita Electric Industrial Co. Ltd

FMSC-PSDA-002-01 REV 1

 Pre	pared	ghangh	iya -	Pro	duct Specifications	R	lef No).	B-	2
 Ch	ecked	Vernetht	aw		(Reference Data for Design)	Т	'otal P	age	18	8
 Ap	proved	Highli		-	AN17820B	P	age N	0.	3	
в	Electric	cal Charact	eristics	•	ss otherwise specified, the ambie $\pm 2^{\circ}$ C, Vcc = 12.0V, frequency				Ω)	
	.		C 1 1	Test	Conditions]	Limits	3	Unit	Note
No	lt	em	Symbol	Cct.	Conditions	Min	Тур	Max		
1	Standby current	pin	Istb2	1	$Vin = 0V, V_{STB} = 3.0V$	-	-	25	μA	
2	Volume current	pin	Ivol	1	Vin = 0V, Vol = 0V	-12	-	-	μA	
3	Input Im	pedance	Zi	1	$Vin = \pm 0.3 V_{DC}$	24	30	36	kΩ	

Note) The above characteristics are reference values determined for IC design, but not guaranteed values for shipping inspection. If problems were to occur, counter measures will be sincerely discussed.



and the description of the second				· · · · · · · · · · · · · · · · · · ·
Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				
				Mature Lite Electric Inductrial Co. I

FMSC-PSDA-002-01 REV 1

Prepared	Shanefinge	Produ	ict Specifi	cations	Ref No.	С
Checked	Kennethtaw				Total Page	18
Approved	Highli	A	N1782()R	Page No.	4
(Descriptio	on of test circuit an	d test method)			MSCS	
Test Circu	<u>it 1</u>			Ĺ	05.05.03	
· ·					DOCUMENT CONTROL	
			AN17820B			
	-(2)(3)	(4)-(5)-(6	8)-(9)-	-(10)(11)	-(12)
	\uparrow \downarrow			γ γ		
470u 777			7/Z1.0u	+ 7//∠1.0u		
\rightarrow π	OUT1 8Ω	<i>דוד אַ דוד</i> 68K	\$10K	ا ۱0K	OUT2 8 Ω	
) c		└ カナ Vin1	0 777 6	25V	
	•	0V	Vir	1 _{0V}	200 T	
		Stand-by		Volume		
Note) If the	standby pin is oper	n or 0V, the IC is	on standby state			
The IC	C is in the state of	volume minimur	n if the Volume p	oin is ground.		
The IC	C is in the state of v	olume maximur	n if the Volume p	in is open.		
and the second second						
Eff. Date	Eff. Date	Eff. Date	Eff. Date			
30 April 200	3					

 30 April 2003

 FMSC-PSDA-002-01 REV 1



Pin Descriptions

Pin No.	Description	Pin No.	Description
1	Vcc	7	GND (Input)
2	Ch.1 Output (+)	8	Ch.2 Input
3	GND (Ch. 1 Output)	9	Volume
4	Ch.1 Output (-)	10	Ch.2 Output (-)
5	Standby	11	GND (Ch.2 Output)
6	Ch.1 Input	12	Ch.2 Output (+)

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				
FMSC-PSDA-002-01	REV 1	S	emiconductor Co	ompany, Matsushita Electric Industrial Co., Ltd.



FMSC-PSDA-002-01 REV 1

Prepared	Lim Fuey Sheen	Product Specifications	Ref No.	F
Checked	Kenneth Law	(Leadfree)	Total Page	18
Approved	Yasuo Higuchi	AN17820B	Page No.	7A

(Structure Description)

					\bigcirc
Chip surface passivation	SiN,	PSG,	Others ()	(1)
Lead frame material	Fe group,	Cu group,	Others ()	2,6
Inner lead surface process	Ag plating,	Au plating,	Others ()	2
Outer lead surface process	Solder plating	g (98Sn-2Bi), Solder dip,	Others ()	6
Chip mounting method	Ag paste,	Au-Si alloy, Solder (95	5.5Pb-2.5Ag-2Sn))**)	3
Wire bonding method	Thermalsonic	e bonding,	Others ()	4
Wire material	Au,		Others ()	4
Mold material	Epoxy,		Others ()	5
Molding method	Transfer mole	d, Multiplunger mold,	Others ()	5
Fin material	Cu group,		Others ()	7

*2

*2

Package FP-12S

**Under RoHS exemption clause, Lead (Pb) in high melting temperature type solder (i.e. tin-lead solder alloys containing more than 85% of lead), is exempted until 2010.



FMSC-PSDA-002-01 REV 1



Prepa	ared	Thanglign	Produ	ct Specifica (Technical Data)	ations	Ref No.	G-2
Chec	ked	Vennothtow	U U U U	(Technical Data)	D	Total Page	18
Appr	roved	Highli		N17820]	R	Page No.	9
]	Functions	Adjacent	Circuitry	Descr	iptions	DC Bias (V)
	VCC				This is the supply pin	-	Typ 12V
2		inel 1 ut(+)	500	river Cot	This is the output terr channel 1.		Vcc/2
3	GNI)			Channel 1	Ground	0V
4		nnel 1 put(-)	500	priver Cct 4	This is the output tern channel 1.	ninal of	Vcc/2
5	Star	ndby	3 1 25K 3 1k 15K 5 15K	2K	Standby "	Control Pin CON'' = 0V COFF'' = 5V	Typ 5V
	f. Date	Eff. Date	Eff. Date	Eff. Date			
Ff			and the second				

				Lawrence	and the second s		
Prep	ared	Zhanglign	Produ	ct Specific (Technical Data)	ations	Ref No.	G-2
Chec	cked	Kennethlaw		(Technical Data)	n	Total Page	18
App	roved	Hisuli	AN17820		R	Page No.	10
Pin No.		Functions	Adjacent Circuitry Descriptions			DC Bias (V)	
6	Chan	nel 1 Input	ПК () () () () () () () () () ()	Vref 28.65K	This is the input term		1.45V
7	GNI)			Input Grou	und	0V
8	Char	nnel 2 Input		ref 28.65K	input term		1.45V
9	Vol	ume		8K	Volume "	Control Pin OFF" = 0V ume = 1.25V	
			F				
Ff	f. Date	Eff. Date	Eff. Date	Eff. Date			

Prepa	ared	Shangling	Product Specific (Technical Data)	ations	Ref No.	G-2
Chec	ked	hennethlaw	(Technical Data)	D	Total Page	18
App	roved	Highli	AN17820	D	Page No.	11
Pin No.]	Functions	Adjacent Circuitry	Descr	iptions	DC Bias (V)
10	Chan Outp		Pre Amp Driver Cct 500 Vcc/2	This is the output term channel 2.		Vcc/2
11	GNE)		Channel 2	Ground.	0V
12	1	mel 2 put(+)	Pre Amp Driver Cct	This is the output term channel 2.		Vcc/2
	f. Date	Eff. Date	Eff. Date Eff. Date			



Prepared	Thanglin
Checked	hennethhaw
Approved	Highli

Product Specifications (Technical Data) AN17820B

ge 18	
13	

MSCS

05.05.03 DOCUMENT CONTROL

Application Information

Supply Decoupling

To ensure a stable supply and achieve better ripple rejection, decoupling capacitors need to be connected to VCC. (Pin1)

Decoupling capacitors should have small Equivalent Series Resistance (ESR). This is to prevent resistive losses and introduction of undesirable phase shift to internal circuits.

A ceramic capacitor of 100nF in parallel with a non-ceramic (Tantalum or Aluminum Electrolytic) capacitor of 470uF are suggested. This combination has a small ESR over a wide frequency range.



FIG 1. A Practical Capacitor

Although small in size and ESR, large valued ceramic capacitor is not advisable to use. Current surges during power ON/OFF might store energy in the inductances of the power leads; and a large voltage spike could be created when the stored energy is transferred from the inductances to the ceramic capacitor. The amplitude of the spike could exceed twice the supply voltage.



FIG 2. Standby Circuits

If the Standby voltage is provided by a microcontroller, the suppression of "Pop" could even be better.

The microcontroller can set a delay of 100-200ms between the supply and Standby ON/OFF.

The 68k and 270k resistors also form a voltage divider, which determines the Standby threshold.

Standby Operation

Standby pin should be connected with carefully selected components in order to avoid "Pop Noise" during Standby ON/OFF transient.

The 68k resistor and 10uF capacitor pair can delay the rising of voltage at Pin5 to reach the Standby threshold. When Standby is switching on together with supply, this delay would be very useful to ensure no "Pop Noise".



FIG 3. Standby ON/OFF Logic

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				

FMSC-PSDA-002-01 REV 1



Prepared	zhanglign.
Checked	Vennethtaw
Approved	Highli

Product Specifications (Technical Data) AN17820B

Ref No.	G-4
Total Page	18
Page No.	15





FIG 5. Input DC Decoupling

Input DC Decoupling

Before the input signal reaches differential amplifier stage, its DC component should be removed.

The capacitor of 1uF pass only AC signal and the 10k resistor forms a DC path to ground.

The 1nF capacitor in parallel to the 10k resistor is optional and it serves to filter out high frequency noise at the input.

Output Zobel Network

It should be noted that this device is designed such that the Zobel network (RC pair) at the output pins is not necessary for stable operation.

In practical application, the Zobel network may be applied optionally for two reasons:

a) Ensuring stability for different PCB layout and speaker types.

b) Ability to withstand to high ESD levels.



FIG 6. Output Zobel Network

	Eff. Date	Eff. Date	Eff. Date	Eff. Date	
	30 April 2003	· . ·	-		
			C.	miconductor Co	mpany Matsushita Electric Industrial Co., Ltd.

FMSC-PSDA-002-01 REV 1

Semiconductor Comp шy,

Prepared	zhanglign	Product Specifications (Technical Data)	Ref No.	G-4		
Checked	Venueth Law		Total Page	18		
Approved	Hisuli	AN17820B	Page No.	16		
PCB	Layout		0	MSCS 5 05 03		
	-	nprove chip's performances.				
To re	duce stray capacit	ances at the inputs and outputs, external on e pins as possible.	components are	to		
PCB traces conducting huge current, such as those connected to supply or outputs, should be kept short and wide. This will keep inductances low and resistive loss to a minimum.						
The L	ayout of test boar	d is as shown below.				
	t 2- 2 Jt 2+ 1 1 U		$ \begin{array}{c} \text{Grid}\\ \text{II}\\ \text{II}\\$	On Jec		

Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003				

i

1

10k

R3

1

In1

1

St and by

2

10k

11

In2

FMSC-PSDA-002-01 REV 1

11

1

Semiconductor Company, Matsushita Electric Industrial Co., Ltd.

1

1 8



Prepared	changlin	Product Specifications	Ref No.	Η
Checked	lemethan	-	Total Page	18
Approved		AN17820B	Page No.	18
	1/ cigura	MSC		

~ . . ~

DOCUMENT

(Precautions for use)

- 1. Make sure that the IC is free of output to ground short, output to supply voltage short, pin shift(in the direction of pin1) and reverse insertion. Damage will occur.
- 2. Ground the radiation fin so that there will be no difference in electric potential between the radiation fin and ground.
- 3. The thermal protection circuit operates at a Tj of approximately 150°C. The thermal protection circuit is reset automatically when the temperature drops.
- 4. Make sure that the heat radiation design is effective enough if the Vcc is comparatively high or the IC operates high output power.
- 5. Connect only ground pin for signal sources to the signal GND pin of the amplifier on the previous stage.

			•·····	
Eff. Date	Eff. Date	Eff. Date	Eff. Date	
30 April 2003	· · · · · · · · · · · · · · · · · · ·			many Matsushita Electric Industrial Co., Ltd.

FMSC-PSDA-002-01 REV 1