



STP80NE06-10

N-CHANNEL 60V - 0.0085 Ω - 80A TO-220 "SINGLE FEATURE SIZE™" MOSFET

Table 1. General Features

Type	V _{DSS}	R _{D(on)}	I _D
STP80NE06-10	60 V	< 0.01 Ω	80 A

FEATURES SUMMARY

- TYPICAL R_{D(on)} = 0.0085 Ω
- EXCEPTIONAL dv/dt CAPABILITY
- 100% AVALANCHE TESTED
- APPLICATION ORIENTED CHARACTERIZATION

DESCRIPTION

This Power MOSFET is the latest development of STMicroelectronics unique "Single Feature Size™" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.

APPLICATIONS

- SOLENOID AND RELAY DRIVERS
- MOTOR CONTROL, AUDIO AMPLIFIERS
- DC-DC CONVERTERS
- AUTOMOTIVE ENVIRONMENT

Figure 1. Package




Figure 2. Internal Schematic Diagram




Table 2. Order Codes

Part Number	Marking	Package	Packaging
STP80NE06-10	P80NE06	TO-220	TUBE

Table 3. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source Voltage ($V_{GS} = 0$)	60	V
V_{DGR}	Drain-gate Voltage ($R_{GS} = 20 \text{ k}\Omega$)	60	V
V_{GS}	Gate-source Voltage	± 20	V
I_D	Drain Current (cont.) at $T_C = 25^\circ\text{C}$	80	A
I_D	Drain Current (cont.) at $T_C = 100^\circ\text{C}$	57	A
$I_{DM}^{(1)}$	Drain Current (pulsed)	320	A
P_{tot}	Total Dissipation at $T_C = 25^\circ\text{C}$	150	W
	Derating Factor	1	W/ $^\circ\text{C}$
$dv/dt^{(2)}$	Peak Diode Recovery voltage slope	7	V/ns
T_{stg}	Storage Temperature	-65 to 175	$^\circ\text{C}$
T_j	Max. Operating Junction Temperature	175	$^\circ\text{C}$

Note: 1. Pulse width limited by safe operating area
 2. $I_{SD} \leq 80 \text{ A}$, $dI/dt \leq 300 \text{ A}/\mu\text{s}$, $V_{DD} \leq V_{(BR)DSS}$, $T_j \leq T_{JMAX}$

Table 4. Thermal Data

Symbol	Parameter	Value	Unit
$R_{thj-case}$	Thermal Resistance Junction-case	Max	$^\circ\text{C/W}$
$R_{thj-amb}$	Thermal Resistance Junction-ambient	Max	$^\circ\text{C/W}$
T_I	Maximum Lead Temperature For Soldering Purpose	300	$^\circ\text{C}$

Table 5. Avalanche Characteristics

Symbol	Parameter	Max Value	Unit
I_{AR}	Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by T_j max, $\delta < 1\%$)	80	A
E_{AS}	Single Pulse Avalanche Energy (starting $T_j = 25^\circ\text{C}$; $I_D = I_{AR}$; $V_{DD} = 30 \text{ V}$)	250	mJ

ELECTRICAL CHARACTERISTICS ($T_{case} = 25^\circ C$ unless otherwise specified)**Table 6. Off**

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source Breakdown Voltage	$I_D = 250 \text{ mA}; V_{GS} = 0$	60			V
I_{DSS}	Zero Gate Voltage Drain Current ($V_{GS} = 0$)	$V_{DS} = \text{Max Rating}$ $V_{DS} = \text{Max Rating}; T_c = 125^\circ C$			1 10	μA μA
I_{GSS}	Gate-body Leakage Current ($V_{DS} = 0$)	$V_{GS} = \pm 20 \text{ V}$			± 100	nA

Table 7. On (1)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}; I_D = 250 \mu A$	2	3	4	V
$R_{DS(on)}$	Static Drain-source On Resistance	$V_{GS} = 10V; I_D = 40 \text{ A}$		8.5	10	Ω

Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

Table 8. Dynamic

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
g_{fs} (1)	Forward Transconductance	$V_{DS} > I_{D(on)} \times R_{DS(on)\max}; I_D = 40 \text{ A}$	19	38		S
C_{iss}	Input Capacitance	$V_{DS} = 25 \text{ V}; f = 1 \text{ MHz}; V_{GS} = 0$		7600	10000	pF
C_{oss}	Output Capacitance			890	1100	pF
C_{rss}	Reverse Transfer Capacitance			150	200	pF

Note: 1. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

Table 9. Switching On

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$ t_r	Turn-on Time Rise Time	$V_{DD} = 30 \text{ V}; I_D = 0 \text{ A}; R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, Figure 16)		50 150	65 200	ns ns
Q_g	Total Gate Charge	$V_{DD} = 48 \text{ V}; I_D = 80 \text{ A}; V_{GS} = 10 \text{ V}$		140		nC
Q_{gs}	Gate-Source Charge			20		nC
Q_{gd}	Gate-Drain Charge			50		nC

Table 10. Switching Off

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
$t_r(V_{off})$ t_r t_c	Off-voltage Rise Time Fall Time Cross-over Time	$V_{DD} = 48 \text{ V}; I_D = 40 \text{ A}; R_G = 4.7 \Omega$ $V_{GS} = 10 \text{ V}$ (see test circuit, Figure 18)		45 75 130	60 100 170	ns ns ns

STP80NE06-10

Table 11. Source Drain Diode

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
I_{SD}	Source-drain Current				80	A
$I_{SDM}^{(1)}$	Source-drain Current (pulsed)				320	A
$V_{SD}^{(2)}$	Forward On Voltage	$I_{SD} = 80 \text{ A}; V_{GS} = 0$			1.5	V
t_{rr}	Reverse Recovery Time	$I_{SD} = 80 \text{ A}; dI/dt = 100 \text{ A}/\mu\text{s}$		100		ns
Q_{rr}	Reverse Recovery Charge	$V_{DD} = 30 \text{ V}; T_j = 150^\circ\text{C}$ (see test circuit, Figure 18)		0.4		μC
I_{RRM}	Reverse Recovery Current			8		A

Note: 1. Pulse width limited by safe operating area
2. Pulsed: Pulse duration = 300 μs , duty cycle 1.5 %

Figure 3. Safe Operating Area




Figure 4. Thermal Impedance




Figure 5. Output Characteristics




Figure 6. Transfer Characteristics










Figure 7. Transconductance**Figure 8. Static Drain-source On Resistance****Figure 9. Gate Charge vs Gate-source Voltage****Figure 10. Capacitance Variations****Figure 11. Normalized Gate Threshold Voltage vs Temperature****Figure 12. Normalized on Resistance vs Temperature**

Figure 13. Source-drain Diode Forward Characteristics




Figure 14. Unclamped Inductive Load Test Circuit




Figure 15. Unclamped Inductive Waveforms




Figure 16. Switching Time Test Circuit For Resistive Load




Figure 17. Gate Charge Test Circuit





Figure 18. Test Circuit For Inductive Load Swiching And Diode Recovery Times




PACKAGE MECHANICAL

Table 12. TO-220 Mechanical Data

Symbol	millimeters			inches		
	Min	Typ	Max	Min	Typ	Max
A	4.40		4.60	0.173		0.181
b	0.61		0.88	0.024		0.034
b1	1.15		1.70	0.045		0.066
c	0.49		0.70	0.019		0.027
D	15.25		15.75	0.60		0.620
E	10		10.40	0.393		0.409
e	2.40		2.70	0.094		0.106
e1	4.95		5.15	0.194		0.202
F	1.23		1.32	0.048		0.052
H1	6.20		6.60	0.244		0.256
J1	2.40		2.72	0.094		0.107
L	13		14	0.511		0.551
L1	3.50		3.93	0.137		0.154
L20		16.40			0.645	
L30		28.90			1.137	
ØP	3.75		3.85	0.147		0.151
Q	2.65		2.95	0.104		0.116

Figure 19. TO-220 Package Dimensions



Note: Drawing is not to scale.

REVISION HISTORY**Table 13. Revision History**

Date	Revision	Description of Changes
February-1998	1	First Issue
14-Apr-2004	2	Stylesheet update. No content change.

Obsolete Product(s) - Obsolete Product(s)

Obsolete Product(s) - Obsolete Product(s)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics.
All other names are the property of their respective owners

© 2004 STMicroelectronics - All rights reserved

STMicroelectronics GROUP OF COMPANIES

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -
Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States

www.st.com