### NXP Semiconductors

Data sheet: Technical data

# Programmable solenoid controller

The PT2000 is a SMARTMOS programmable gate driver IC for precision solenoid control applications, which makes the component very flexible and relieves the main microcontroller from the heavy task of the actuator control. The chip integrates six microcores used to control, seven external MOSFET high-side pre-drivers, eight external MOSFET low-side pre-drivers (two of them with higher switching frequency can be used for DC/DC converters), an integrated end of injection detection, six current measurements, and diagnostics for both the high-side and low-side.

PT2000 includes two internal regulators with overvoltage and undervoltage monitoring and protection, V<sub>CCP</sub> fed from the battery line supplying the pre-driver section and V<sub>CC2P5</sub> fed from an external 5.0 V generating supply for the digital block.

Interface with the MCU is achieved via serial peripheral interface (SPI) and 16 configurable I/O signals. I/O are supplied by an external 3.3 V or 5.0 V regulator connected to  $V_{CCIO}$ .

These features along with cost effective packaging, make the PT2000 ideal for power train engine control applications.

#### Features

- Battery voltage range, 5.0 V < V<sub>BATT</sub> < 72 V</li>
- · Battery and boost voltage monitoring
- Pre-drive operating voltage up to 72 V
- Seven high-side/ eight low-side pre-drive PWM capability up to 100 kHz-30 nC
- All pre-drivers have four selectable slew rates
- Eight selectable, pre-defined V<sub>DS</sub> monitoring thresholds
- Measurement function for end of injection detection
- Encryption for microcode protection
- Integrated 1.0 MHz back-up clock

# PT2000

#### PROGRAMMABLE SOLENOID CONTROLLER



#### Applications

- Automotive (12 V), truck and industrial (24 V) power train
- Diesel and gasoline direct injection (three banks)
- Transmission
- Valve control



Figure 1. PT2000 simplified application diagram



# **Table of Contents**

1	Orde	rable p	parts	4
	1.1	Ciphe	er key	4
2	Inter	nal bloo	ck diagram	5
3	Pin c	onnect	ions	6
4	Func	tional o	description	10
	4.1	Introc	duction	10
	4.2	Featu	ires	10
5	Elect	rical ch	naracteristics	11
	5.1	Maxir	mum ratings	11
	5.2	Powe	er supply electrical characteristics	13
	5.3	High-	side pre-driver electrical characteristics	16
	5.4	Low-s	side (LS1-LS6) pre-driver electrical characteristics	17
	5.5	Low-s	side high-speed (LS7-LS8) pre-driver electrical characteristics	19
	5.6	High-	side VDS VSRC monitoring electrical characteristics	20
	5.7	Low-s	side VDS VSRC monitoring electrical characteristics	22
	5.8	Load	bias electrical characteristics	23
	5.9	Curre	ent measurement electrical characteristics	24
		5.9.1	Current measurement for positive current	24
		5.9.2	Current measurement for negative currents	26
	5.10	Analo	og output (OAx) electrical characteristics	28
	5.11	Clock	<pre>/ PLL electrical characteristics</pre>	29
	5.12	Digita	al input/output electrical characteristics	30
	5.13	Seria	I peripheral interface electrical characteristics	32
6	Func	tional b	block description	34
	6.1	Powe	er supplies	34
		6.1.1	VCC5	34
		6.1.2	VCCIO	34
		6.1.3	VCC2P5 regulator	34
		6.1.3	VCC2P5 regulator	34
		6.1.4	VCCP regulator	35
		6.1.5	Battery voltage monitor	36
		6.1.6	Boost voltage monitor	36
		6.1.7	Charge pump	38
	6.2	Clock	subsystem	38
	6.3	High-	side pre-driver	39
		6.3.1	High-side pre-driver slew rate control	40
		6.3.2	Safe state of high-side pre-driver	40
	6.4	High-	side VDS and VSRC monitor	42
		6.4.1	HS1, 3, 5, 7 VDS monitoring	42
		6.4.2	HS2, 4, 6 VDS monitoring	43
	6.5	Low-s	side pre-driver (LS1-6)	44
		6.5.1	Low-side pre-driver slew rate control	45
		6.5.2	LS1 - LS6 VDS monitor	46
	6.6		side pre-driver for DC/DC converter (LS7 and LS8)	
		6.6.1	Low-side pre-driver slew rate control (LS7 and LS8)	48
		6.6.2	Low-side VDS monitor D_Is7/D_Is8 for DC/DC	48

	6.7	Current measurement
		6.7.1 General purpose current measurement block 49
		6.7.2 Current measurement for DC/DC
	6.8	OA_x output pins, multiplexer and T & H 53
		6.8.1 General features
		6.8.2 OA_2 Pin digital I/O function
		6.8.3 OAx output offset and offset error
7	Fun	ctional device operation
	7.1	Power-up/down sequence
		7.1.1 Power-up sequence of VCC5, VCC2P5, and reset
		7.1.2 Power-up sequence VCCP and bootstrap capacitors
	7.2	DC/DC converter control (LS7/8) 61
		7.2.1 General description
	7.3	Device clock manager and PLL init
	7.4	SW initialization flow
		7.4.1 Power supply, reset, and clock
		7.4.2 SPI configuration
		7.4.3 Clock monitor, flash enable, and DrvEn
	7.5	BIST
		7.5.1 MBIST
		7.5.2 LBIST
	7.6	Reset sources
	7.7	Cipher unit
	7.8	Ground connections
	7.9	Shutoff path via the DrvEn pin
8	Digi	tal core
	8.1	Logic channels description
		8.1.1 Microcores
		8.1.2 Dual microcore arbiter
		8.1.3 Signature unit
		8.1.4 SPI backdoor
		8.1.5 CRAM
		8.1.6 DRAM
	8.2	Serial peripheral interface
		8.2.1 SPI read access
		8.2.2 SPI write access
		8.2.3 SPI protocol
	8.3	SPI address map
		8.3.1 Selection register (3FFh)
		8.3.2 Configuration register
		8.3.3 IO configuration registers
		8.3.4 Main configuration registers
		8.3.5 Diagnostics configuration registers
9	Турі	cal applications
	9.1	Application diagram: 3 bank, 6 cylinder with DC/DC
	9.2	Application diagram: 3 bank, 3 cylinder (full overlap) with DC/DC
10		kaging
		Package mechanical dimensions
		erence section
40	Rev	ision history

# 1 Orderable parts

#### Table 1. Orderable part variations

Part number	Temperature (T <sub>A</sub> )	Package
MC33PT2000AF <sup>(1)</sup>	-40 °C to 125 °C	80-pin LQFP with exposed pad

Notes

1. To order parts in tape and reel, add the R2 suffix to the part number.

## 1.1 Cipher key

Contact a NXP sales representative to obtain devices with a specific encryption key and the associated code encryptor.

# 2 Internal block diagram





# 3 Pin connections



Figure 3. PT2000 pin connections

Functional descriptions of many of these pins can be found in the Functional block description section beginning on page 34.

Table 2.	PT2000	pin definitions	(2), (3),	(4)
----------	--------	-----------------	-----------	-----

Pin	Pin name	Pin function	Pull configuration	Definition
1	DRVEN	Input	Weak PD	Driver enable input
2	RESETB	Input	Weak PU	Reset pin
3	START1	Input/output	PU/PD Configurable	Trigger pin actuator 1 / Flag_bus(5)
4	START2	Input/output	PU/PD Configurable	Trigger pin actuator 2 / Flag_bus(6)
5	START3	Input/output	PU/PD Configurable	Trigger pin actuator 3 / Flag_bus(7)
6	START4	Input/output	PU/PD Configurable	Trigger pin actuator 4 / Flag_bus(8)
7	START5	Input/output	PU/PD Configurable	Trigger pin actuator 5 / Flag_bus(9)

### Table 2. PT2000 pin definitions <sup>(2), (3), (4)</sup>(continued)

Pin	Pin name	Pin function	Pull configuration	Definition		
8	START6	Input/output	PU/PD Configurable	Trigger pin actuator 6 / Flag_bus(10)		
9	START7	Input/output	PU/PD Configurable	Trigger pin actuator 7 / Flag_bus(11)		
10	FLAG 0	Input/output	Weak PD	Flag_bus(0) (general purpose I/O)/command for external free-wheeling MOSFTET pre-driver 1		
11	FLAG 1	Input/output	Weak PD	Flag_bus(1) (general purpose I/O)/command for external free-wheeling MOSFTET pre-driver 2		
12	FLAG 2	Input/output	Weak PD	Flag_bus(2) (general purpose I/O)/command for external free-wheeling MOSFTET pre-driver 3		
13	FLAG 3	Input/output	Weak PD	Flag_bus(3) (general purpose I/O)/command for external free-wheeling MOSFTET pre-driver 4		
14	CSB	Input	PU	SPI chip select		
15	MOSI	Input	Weak PU	SPI slave input		
16	MISO	Output	_	SPI slave output		
17	SCLK	Input	Weak PU	SPI clock		
18	VCCIO	Input	_	Digital I/O voltage supply 3.3 V or 5.0 V (supplied externally)		
19	DBG	Input/output	Weak PU	Debug port / Flag_bus (15)		
20	DGND	Ground	_	Digital ground		
21	VCC2P5	Output	_	Internal 2.5 V voltage regulator decoupling		
22	VCC5	Input		Power supply 5.0 V (supplied externally)		
23	AGND	Ground	_	Analog ground		
24	VSENSEN4	Input/output	PU/PD Configurable	Current sense input comparator - / Start8 / Flag(12)		
25	VSENSEP4	Input/output	Weak PD	Current sense input comparator + /Flag(4) (general purpose I/O)		
26	VSENSEN1	Input	_	Current sense input comparator 1 -		
27	VSENSEP1	Input	_	Current sense input comparator 1 +		
28	VSENSEN2	Input	_	Current sense input comparator 2 -		
29	VSENSEP2	Input		Current sense input comparator 2 +		
30	VSENSEN3	Input	_	Current sense input comparator 3 -		
31	VSENSEP3	Input	_	Current sense input comparator 3 +		
32	VSENSEN5	Input		DC-DC current sense input comparator -		
33	VSENSEP5	Input	_	DC-DC current sense input comparator +		
34	VSENSEN6	Input	_	DC-DC current sense input comparator -		
35	VSENSEP6	Input		DC-DC current sense input comparator +		
36	OA_1	Output	_	Analog output 1		
37	OA_2	Input/output	Weak PD	Analog output 2/Flag_bus (14)		
38	OA_3	Output		Analog output 3		
39	D_LS8	Input		Drain pin low-side MOSFET for DC/DC converter		
40	D_LS7	Input		Drain pin low-side MOSFET for DC/DC converter		
41	D_LS6	Input		Drain pin low-side MOSFET actuator 6		
42	D_LS5	Input	_	Drain pin low-side MOSFET actuator 5		

## Table 2. PT2000 pin definitions <sup>(2), (3), (4)</sup>(continued)

Pin	Pin name	Pin function	Pull configuration	Definition
43	D_LS4	Input	_	Drain pin low-side MOSFET actuator 4
44	D_LS3	Input	_	Drain pin low-side MOSFET actuator 3
45	D_LS2	Input	_	Drain pin low-side MOSFET actuator 2
46	D_LS1	Input	_	Drain pin low-side MOSFET actuator 1
47	VBATT	Input	_	Battery voltage input
48	VCCP	Input/output	_	Output: Internal 7.0 V voltage regulator Input: External 7.0 V voltage regulator (supplied externally)
49	G_LS8	Output	_	Gate pin low-side high speed MOSFET can be used for DC/DC converter
50	G_LS7	Output	_	Gate pin low-side high speed MOSFET can be used for DC/DC converter
51	G_LS6	Output	_	Gate pin low-side MOSFET actuator 6
52	G_LS5	Output	_	Gate pin low-side MOSFET actuator 5
53	G_LS4	Output	_	Gate pin low-side MOSFET actuator 4
54	G_LS3	Output	-	Gate pin low-side MOSFET actuator 3
55	G_LS2	Output	_	Gate pin low-side MOSFET actuator 2
56	G_LS1	Output	_	Gate pin low-side MOSFET actuator 1
57	VBOOST	Input	_	Boost voltage and drain pin for boost pre-drivers
58	B_HS7	-	_	Bootstrap pin high-side MOSFET 7
59	G_HS7	Output	_	Gate pin high-side MOSFET 7
60	S_HS7	Input	_	Source pin high side MOSFET 7
61	B_HS6	-	_	Bootstrap pin Boost MOSFET 6
62	G_HS6	Output	_	Gate pin Boost MOSFET 6
63	S_HS6	Input	_	Source pin Boost MOSFET 6
64	B_HS5	-	_	Bootstrap pin high-side MOSFET 5
65	G_HS5	Output	_	Gate pin high-side MOSFET 5
66	S_HS5	Input	_	Source pin high side MOSFET 5
67	B_HS4	-	_	Bootstrap pin boost MOSFET 4
68	G_HS4	Output	_	Gate pin boost MOSFET 4
69	S_HS4	Input	_	Source pin boost MOSFET 4
70	B_HS3	-	_	Bootstrap pin high-side MOSFET 3
71	G_HS3	Output	_	Gate pin high-side MOSFET 3
72	S_HS3	Input	-	Source pin high-side MOSFET 3
73	B_HS2	-	_	Bootstrap pin boost MOSFET 2
74	G_HS2	Output	_	Gate pin boost MOSFET 2
75	S_HS2	Input	_	Source pin boost MOSFET 2
76	B_HS1	-	_	Bootstrap pin high-side MOSFET 1
77	G_HS1	Output	_	Gate pin high-side MOSFET 1
78	S_HS1	Input	-	Source pin high-side MOSFET 1
79	IRQB	Input/output	Weak PD	Interrupt output/Flag_bus (13)
80	CLK	Input	Weak PU	Clock pin (low-frequency reference for internal PLL)

#### Table 2. PT2000 pin definitions <sup>(2), (3), (4)</sup>(continued)

Pi	n	Pin name	Pin function	Pull configuration	Definition
ePA	٩D	PGND	Ground	_	Power ground (to be soldered on GND PCB)

Notes

2. External 7.0 V is required in case the typical battery voltage is 24 V (See External VCCP (vccp\_ext\_en='1') on page <u>35</u>).

3. Except for supply and ground, it is guaranteed by design unused pins can be kept open without any impact on the device.

4. Unused VSENSEPx and VSENSENx pins can both be connected to GND.

#### Table 3. Resistor types

Pin type	Description
PU	Pull-up to VCCIO (nominal value: 120 k $\Omega$ )
Weak PU	Weak pull-up to VCCIO (nominal value: 480 k $\Omega$ )
PD	Pull-down to AGND (nominal value: 120 k $\Omega$ )
Weak PD	Weak pull-down to AGND (nominal value: 480 k $\Omega)$

# 4 Functional description

### 4.1 Introduction

The PT2000 is a mixed signal IC for engine injector and electrical valve control, which provides a cost effective, flexible, and smart, highside and low-side MOSFET gate driver. The device includes both individual charge pump outputs for each high-side pre-driver and highvoltage DC/DC converter pre-driver. Gate drive, diagnostics, and protection against external faults, are managed through six independent and concurrent digital microcores. Each of the three logic channels including two microcores and their own code RAM and data RAM. The internal microcode is protected against theft via encryption and corruption via check sums. Those microcores are optimized to control power MOSFET with a small latency time. The PT2000 can control three banks of two injectors each or three banks with one injector per bank for full overlap,

### 4.2 Features

High-side and low-side pre-drivers

- · Seven high-side pre-drivers for logic level N-channel MOSFETs using four programmable slew rates
- · Six low-side pre-drivers for logic level N-channel MOSFETs using four programmable slew rates
- · Integrated bootstrap circuitry for each high-side pre-driver
- Integrated charge pump circuitry for each high-side pre-driver with 100% duty cycle capability
- · Configurable automatic freewheeling capability between high-side and low-side

DC/DC converter

- Two low-side pre-driver, for a logic level N-channel MOSFET, can be optionally dedicated to providing a boost DC-DC converter with four programmable slew rates
- Three different control modes to reduce power dissipation (manual, hysteretic, resonant)

#### Current measurement

- · Four independent current measurement blocks
- Two current measurements (channel 5 and 6) are optionally configurable to support DC/DC converters

Diagnostics and monitoring

- V<sub>DS</sub> and V<sub>SRC</sub> monitoring (programmable values) for fault protection and diagnostics
- V<sub>BOOST</sub> monitoring
- V<sub>BAT</sub> monitoring
- Temperature monitoring

Integrated end of injection detection

· Accurate detection of end of injection for each high-side source and low-side drain without any external component needed.

Power supplies

- Integrated 7.0 V linear regulator (VCCP) for the HS/LS gate power supply <sup>(2)</sup>
- Integrated 2.5 V linear regulator (VCC2P5) for the digital core supply based on the VCC5 input supply
- External 5.0 V supply (VCC5)
- Selectable VCCIO external supply (5.0 V or 3.3 V) for digital I/O

Digital block

- · Six digital microcores, each with their own ALU, and full access to the system crossbar switch
- Three memory banks: 1024 x 16-bit of code RAM with built-in error detection and 64 x 16-bit of data RAM
- · Memory BIST and Logic BIST activated by the SPI, with pass/fail status

#### Control interface

- 16-bit slave SPI up to 10 MHz two protocols programmable slew rate
- 16 general purpose digital IOs able to sustain up to 36 V
- · Independent direct pre-driver inhibition input for safety purposes

# 5 Electrical characteristics

# 5.1 Maximum ratings

#### Table 4. Maximum ratings

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Min.	Max.	Unit	Notes
Electrical ratings					1
V <sub>BOOSTMAX</sub>	DC voltage at VBOOST	0	72	V	
V <sub>BATT</sub>	DC voltage at VBATT	-0.3	72	V	
V <sub>CC5</sub>	DC voltage at VCC5	-0.3	36	V	
V <sub>CCIO</sub>	DC voltage at VCCIO	-0.3	36	V	
V <sub>CC2P5</sub>	DC voltage at VCC2P5	-0.3	3.0	V	
V <sub>DIG</sub>	DC voltage at CLK, MISO, MOSI, SCLK, CSB, IRQB, RESETB	-0.3	36	V	
V <sub>DRV_EN</sub>	DC voltage at DRVEN	-0.3	36	V	
V <sub>STARTX</sub>	DC voltage at STARTx	-0.3	36	V	
V <sub>FLAGX</sub>	DC voltage at FLAGx	-0.3	36	V	
V <sub>START8</sub> _V <sub>SENSE</sub>	Start8 voltage of pins multiplexed with V <sub>SENSEN4</sub>	-1.0 -1.0	18 36	V	(5)
V <sub>FLAG4</sub> _V <sub>SENSE</sub>	Flag4 voltage of pins multiplexed with V <sub>SENSEP4</sub>	-2.5 -2.5	18 36	V	(5)
V <sub>DBG</sub>	DC voltage at DBG	-0.3	36	V	
V <sub>OA_OUTX</sub>	DC voltage at OA_1, OA_2, OA_3	-0.3	36	V	
V <sub>DGND</sub>	DC voltage at DGND	-0.3	0.3	V	
V <sub>AGND</sub>	DC voltage at AGND	-0.3	0.3	V	
V <sub>CCP</sub>	DC voltage at VCCP	-0.3	9.0	V	
V <sub>S_HSX</sub>	S_HSx • DC voltage • Transients t <800 ns • Transients t <400 ns	-3.0 -6.0 -8.0	V <sub>BOOSTMAX</sub> V <sub>BOOSTMAX</sub> V <sub>BOOSTMAX</sub>	V	(6) (6)
V <sub>B_HSX</sub>	B_HSx • V <sub>BATT</sub> -V <sub>B_HSx</sub> must not exceed 40 V • Transients t <800 ns • Transients t <400 ns	-0.3 -2.0 -4.0	V <sub>S_HSX</sub> + V <sub>BS_HSX_CL</sub>	V	(6) (6)
V <sub>G_HSX</sub>	DC voltage at G_HSx	V <sub>S_HSx</sub> - 0.3	V <sub>B_HSx</sub> +0.3	V	
V <sub>G_LSX</sub>	G_LSx • DC voltage • Transients t < 5.0 μs; V <sub>CCP_MAX</sub> = 8.0 V; energy of pulses < 0 V or > V <sub>CCP</sub> is limited to 2.0 μJ due to capacitive coupling	-0.3 -1.5	V <sub>CCP</sub> + 0.3 V <sub>CCP</sub> + 1.5	V	(6)
V <sub>D_LSX</sub>	D_LSx • DC voltage • Transients t < 400 ns	-3.0 -8.0	75 75	V	(6)

#### Table 4. Maximum ratings (continued)

All voltages are with respect to ground unless otherwise noted. Exceeding these ratings may cause a malfunction or permanent damage to the device.

Symbol	Ratings	Min.	Max.	Unit	Notes
V <sub>VSENSEN1/2/3</sub>	DC voltage at VSENSEN1/2/3 • Static at VCC5 < 10 V • Dynamic for max 5.0 μs, 1.0 kHz repetition rate at VCC5, 5.25 V • Dynamic for max 1.0 μs at VCC5 < 5.25 V	-1.0 -5.0 -15	1.0 5.0 15	V	(6) (6)
V <sub>VSENSEP1/2/3</sub>	DC voltage at VSENSEP1/2/3 • DC voltage at VCC5 < 10 V • Dynamic for max 5.0 $\mu$ s, 1.0 kHz repetition rate at VCC5 < 5.25 V • Dynamic for max 1.0 $\mu$ s at VCC5 < 5.25 V	-2.5 -5.0 -15	2.5 5.0 15	V	(6) (6)
V <sub>VSENSEN5/6</sub>	DC voltage at VSENSEN5/6 • DC voltage at VCC5 < 10 V • Dynamic for max 5.0 $\mu$ s, 1.0 kHz repetition rate at VCC5 < 5.25 V • Dynamic for max 1.0 $\mu$ s at VCC5 < 5.25 V	-3.0 -5.0 -15	1.0 5.0 15	V	(6) (6)
V <sub>VSENSEP5/6</sub>	DC voltage at VSENSEP5/6 • DC voltage at VCC5 < 10 V • Dynamic for max 5.0 μs, 1.0 kHz repetition rate at VCC5 < 5.25 V • Dynamic for max 1.0 μs at VCC5 < 5.25 V	-4.2 -5.0 -15	2.5 5.0 15	V	(6) (6)

ESD voltage

• Machine model-750750V <sub>ESD-CDM1</sub> Corner pins-750500V <sub>ESD-CDM2</sub> All other pins-500500		Corner pins			V	(7), (8)
---	--	-------------	--	--	---	----------

**Thermal ratings** 

T <sub>A</sub> T <sub>J</sub>	Operating temperature <ul> <li>Ambient</li> <li>Junction</li> </ul>	-40 -40	125 150	°C	
T <sub>THRESHOLD</sub>	Temperature monitoring threshold	167	187	°C	
T <sub>STG</sub>	Storage ambient temperature	-55	150	°C	

Thermal resistance

R <sub>0JA</sub>	Thermal resistance junction to ambient	_	25.3	°C/W	(9)
R <sub>0JCTOP</sub>	Thermal resistance junction to case top		13.2	°C/W	(10)
R <sub>0JCBOTTOM</sub>	Thermal resistance junction to case bottom	_	0.8	°C/W	(11)

Notes

5. With series resistor of 3.3 k $\Omega \pm 20\%$  at the pin

6. Guaranteed by design.

7. Human body model (HBM) per JESD22-A114 - 100 pF, 1.5 k $\Omega$ 

8. Charge device model (CDM) per JESD22-C101.

9. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal

10. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC - 883 Method 1012.1).

11. Thermal resistance between the die and the solder pad on the bottom of the package based on the simulation without internal resistance

# 5.2 **Power supply electrical characteristics**

#### Table 5. PT2000 static electrical characteristics

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
/BATT input supp	ly					
V <sub>BATT</sub>	<ul><li>VBATT power supply input voltage, normal operation</li><li>Internal VCCP regulator</li><li>External VCCP regulator</li></ul>	5.0 5.0	13.5	16 72	v	(12)
V <sub>BATT_LOADDUMP</sub>	VBATT power supply input voltage during load dump duration < 500 ms <ul> <li>Internal VCCP regulator</li> </ul>	18	_	40	V	
I <sub>VBATT_LEAK</sub>	VBATT power supply current in reset state, $V_{CC5} = V_{CCIO} = 0.0 \text{ V}$ • $V_{BATT} = 13.5 \text{ V}$ • $V_{BATT} = 40 \text{ V}$		150 600	180 800	μA	
I <sub>VBATT_OPER</sub>	<ul> <li>VBATT power supply current in normal operation V<sub>BATT</sub> = 16 V</li> <li>DRVEN low, internal VCCP reg. off</li> <li>DRVEN low, Internal VCCP reg. on</li> <li>DRVEN high, VCCP max. load 100 mA</li> </ul>		0.9 4.5 104.5	2.5 6.0 106	mA	
I <sub>VBATT_LEAK</sub>	VBATT power supply current in reset state, $V_{CC5} = V_{CCIO} = 0.0 V$ • $V_{BATT} = 13.5 V$ • $V_{BATT} = 40 V$		150 600	180 800	μA	
/BOOST input sup	pply			•		
IVBOOST_LEAK	Leakage current from V <sub>BOOST</sub> , during reset state with $V_{CC5} = V_{CCIO} = 5.0 \text{ V}$ • $V_{BOOST} = V_{BAT} = 13.5 \text{ V}$ • $V_{BOOST} = V_{BAT} = 40 \text{ V}$ • $V_{BOOST} = V_{BAT} = 65 \text{ V}$ Contributors (13.5 V): $V_{BOOST}$ volt. div.: 65 µA	65 240 400		90 370 600	μΑ	
I <sub>VBOOST_OPER</sub>	Operating current from $V_{BOOST}$ = 65 V	_	3.9	5.75	mA	
VCC5 input supply						-
V <sub>CC5</sub>	VCC5 supply input voltage	4.75	5.0	5.25	V	
V <sub>CC5_DIGITAL</sub>	VCC5 supply input voltage for digital part functional only	4.0	5.0	5.25	V	(12)
I <sub>VCC5</sub>	<ul> <li>VCC5 supply current</li> <li>f<sub>SYS</sub> = 24 MHz, 7 HS load biasing enabled, no microcore running</li> <li>f<sub>SYS</sub> = 24 MHz, 7 HS load biasing enabled, all microcores running</li> <li>LBIST running, bias disabled</li> </ul>		53 65 40	66.4 81.4 50	mA	(12)
V <sub>OVVCC5</sub>	VCC5 overvoltage threshold	7.5	8.5	10	V	
V <sub>OVVCC5_VCCP</sub>	VCC5 overvoltage threshold for VCCP shutdown	6.2	6.9	7.5	V	
V <sub>UVVCC5-</sub>	VCC5 undervoltage low-voltage threshold	4.3	4.45	4.7	V	
V <sub>UVVCC5+</sub>	VCC5 undervoltage high-voltage threshold	4.35	4.5	4.75	V	
VUVVCC5 HYST	VCC5 undervoltage hysteresis	30	50	85	mV	

Notes

12. Guaranteed by design.

#### Table 5. PT2000 static electrical characteristics (continued)

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
VCC5 input supply	/ (continued)	I	<u>I</u>	1	1	
T <sub>FILTER_UVVCC5</sub>	VCC5 UV anti-glitch filter delay time	0.8	1.3	2.0	μs	
VCCIO INPUT SUP	PLY					
V <sub>CCIO</sub>	VCCIO supply input voltage	3.0	—	5.25	V	
Ivccio	<ul> <li>VCCIO supply current</li> <li>f<sub>SYS</sub> = 24 MHz, no microcore running</li> <li>f<sub>SYS</sub> = 24 MHz, all microcores running</li> </ul>		38 1.5	70 —	μA mA	(13)
VCCP input supply	y			1		
V <sub>CCP</sub>	VCCP output voltage, 0.0 mA < I <sub>VCCP</sub> < 100 mA	6.5	7.0	7.5	V	
V <sub>CCP_EXT</sub>	V <sub>CCP</sub> input voltage range (V <sub>CCP</sub> externally supplied)	5.0	_	9.0	V	
C <sub>VCCP</sub>	V <sub>CCP</sub> external output capacitor	1.0	4.7	14	μF	(14)
ΔV <sub>VCCP</sub>	$\begin{split} & V_{BATT} \text{ to } V_{CCP} \text{ voltage dropout} \\ & V_{BATT} = 5.0 \text{ V and } I_{VCCP} = -50 \text{ mA} \\ & V_{BATT} = 5.0 \text{ V and } I_{VCCP} = -30 \text{ mA} \\ & V_{BATT} = 5.0 \text{ V and } I_{VCCP} = -10 \text{ mA} \\ & V_{BATT} = 5.0 \text{ V and } I_{VCCP} = -100 \text{ mA} \end{split}$		 	180 110 40 350	mV	
V <sub>UVVCCP-</sub>	VCCP undervoltage low-voltage threshold	4.3	4.5	4.68	V	
V <sub>UVVCCP+</sub>	VCCP undervoltage high-voltage threshold	4.4	4.55	4.73	V	
V <sub>UVVCCP_HYST</sub>	VCCP undervoltage hysteresis	30	50	70	mV	
I <sub>VCCP</sub>	V <sub>CCP</sub> output current (average during PWM operation) 9.0 V < V <sub>BATT</sub> < 18 V	_	_	100	mA	
I <sub>VCCP_MAX</sub>	VCCP output current limitation	150	200	250	mA	
t <sub>FILTER_UVVCCP</sub>	VCCP UV anti-glitch filter delay time	0.8	1.3	2.0	μs	
VCC2P5 internal re	egulator	ļ				
V <sub>CC2P5</sub>	VCC2P5 supply output voltage	2.375	2.5	2.625	V	
V <sub>cc5_BGmin</sub>	Voltage required on VCC5 to start VCC2P5			3.8	V	
C <sub>VCC2P5</sub>	VCC2P5 external output capacitor	0.5	1.0	3.0	μF	(15)
I <sub>VCC2P5</sub>	VCC2P5 supply output current • f <sub>SYS</sub> = 24 MHz, all microcores running	_	-15	-50	mA	
I <sub>VCC2P5_LIM</sub>	VCC2P5 supply output current limit	-50	93	140	mA	
V <sub>PORESETB-</sub>	VCC2P5 voltage threshold for asserting PORESETB	2.0	2.11	2.21	V	1
V <sub>PORESETB+</sub>	VCC2P5 voltage threshold for deasserting PORSETB	2.07	2.19	2.3	V	+
V <sub>PORESETB_HYST</sub>	PORESETB voltage hysteresis	50	75	100	mV	1
t <sub>D_PORESETB</sub>	PORESETB switching time		0.7	1.5	μs	+

Notes

13. Guaranteed by design.

14. For VCCP: "For EMC purpose adding 1.0 μF + 100 nF caps in parallel connected to PGND is recommended

15. For VCC2P5: "For EMC purpose adding 1.0 µF + 100 nF caps in parallel connected to DGND is recommended

#### Table 5. PT2000 static electrical characteristics (continued)

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A$  = 25  $^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Battery voltage mo	bnitor	I		1		
V <sub>BATT_MONITOR</sub>	Input voltage range	5.0	_	36	V	(16)
R <sub>VBATT_IN</sub>	Input impedance	350	500	—	kΩ	
G <sub>VBATT_DIV</sub>	V <sub>BATT</sub> voltage divider ratio	_	1/16	—		
f <sub>CVBATT_DIV</sub>	V <sub>BATT</sub> analog filter cutoff frequency	10	15.5	20	kHz	
V <sub>VBATT_REF</sub>	DAC reference voltage	2.475	2.5	2.525	V	
V <sub>VBATT_DAC_LSB</sub>	DAC LSB	_	39.06	—	mV	
VVBATT_DAC_OUT_ MIN	DAC minimum output voltage <ul> <li>DAC code = 0h</li> </ul>	_	0.0	_	v	
VVBATT_DAC_OUT_ MAX	DAC maximum output voltage <ul> <li>DAC code = 3Fh</li> </ul>	_	2.461		v	
<sup>£</sup> VBATT	V <sub>BATT</sub> measurement total error (V <sub>BATT</sub> > 5.0 V)	-5.0	1.0	5.0	%	
t <sub>vbatt_dac</sub>	V <sub>BATT</sub> DAC settling time	_	—	0.9	μs	
Boost voltage mor	hitor	I.	1			_
V <sub>BOOSTMAX</sub>	Input voltage range	0.0	_	72	V	
D	Innutimpedance	400	640		ko	1

♥BOOSTMAX		0.0		12	v	
R <sub>VBOOST_IN</sub>	Input impedance	400	640	—	kΩ	
G <sub>VBOOST_DIV</sub>	V <sub>BOOST</sub> voltage divider ratio (boost monitor mode)	1/32* 0.996	1/32	1/32* 1.004		
G <sub>UV_VBOOST_DIV</sub>	V <sub>BOOST</sub> voltage divider ratio (UV V <sub>BOOST</sub> mode)	1/4* 0.996	1/4	1/4* 1.004		
V <sub>VBOOST_DAC_LSB</sub>	DAC LSB	—	9.77	—	mV	
<sup>£</sup> VBOOST	V <sub>BOOST</sub> measurement total error (4.85 V to 72 V)	-2.0	_	2.0	%	

Notes

16. This limitation is only for the V<sub>BAT</sub> ADC, if V<sub>BAT</sub> is > 36 V, then V<sub>BAT</sub> monitoring results will saturate. It means in case V<sub>BAT</sub> > 36 V, the V<sub>BAT</sub> monitoring feature will not work but device will be 100 % functional until V<sub>BAT</sub> = 72 V.

## 5.3 High-side pre-driver electrical characteristics

#### Table 6. High-side pre-driver electrical characteristics

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
ligh-side pre-driv	er					
	S_HSx pin operating voltage	-3.0	_	V <sub>BOOSTMAX</sub>		
V <sub>S_HSX</sub>	Transients t <400 ns	-6.0	—	_	V	(17)
_	Transients t <800 ns	-8.0		_		
V <sub>B_HSX</sub>	B_HSx pin operating voltage	V <sub>S_HSX</sub> + 4.0	—	V <sub>S_HSX</sub> + 8.0	V	(17)
V <sub>BS_HSX_CL</sub>	B_HSx-S_HSx clamp voltage	6.5	7.3	8.0	V	(18)
V <sub>G_HSX</sub>	G_HSx operating voltage	V <sub>S_HSX</sub>	_	V <sub>B_HSX</sub>	V	(17)
	S_HSx leakage current biasing switched Off:					
	<ul> <li>V<sub>S HSX</sub> = V<sub>BOOSTMAX</sub></li> </ul>	_	_	1000		
I <sub>S_HSX_SINK_OFF</sub>	• V <sub>S_HSX</sub> = 13.5 V	_	_	250	μA	
-3_H3A_SINK_OFF	• V <sub>S HSX</sub> = 7.0 V	_	_	120		
	• V <sub>S_HSX</sub> = 4.0 V	—	—	100		
1	S_HSx leakage current when pre-driver on (biasing switched Off)			000	•	
IS_HSX_SINK_ON	• V <sub>S_HSX</sub> = 7.0 V	_	_	220	μA	
	PWM frequency					
4	• Internal V <sub>CCP</sub> and V <sub>BATT</sub> $\geq$ 9.0 V	0.0	_	100		(17)
fg_HSX_PWM	• Internal $V_{CCP}$ and 5.0 V $\leq$ $V_{BATT} \leq$ 9.0 V	0.0	_	50	kHz	()
	+ External V <sub>CCP</sub> and 9.0 V $\leq$ V <sub>BATT</sub>	0.0	—	100		
$DC_{G_{HSX}}$	Duty cycle	0.0	—	100	%	
t <sub>ON_HSX_MIN</sub>	High-side driver minimum PWM on time	—	_	1.0	μs	(17)
	External high-side MOSFET effective gate charge					
Q <sub>G_HSX</sub>	<ul> <li>f<sub>PWM</sub> ≤ f<sub>G_HSx_PWM</sub></li> </ul>	—	40	50	nC	
-	• f <sub>PWM</sub> ≤ 67 kHz	—	55	75		
I <sub>G_HSX_PWM</sub>	G_HSx current (average during PWM operation) $Q_G = Q_{G_HSX}$ ,	_	4.0	5.0	mA	(17)
	f <sub>PWM</sub> = 100 kHz		230			(17)
I <sub>G_HSx_SRC</sub>	Peak source gate drive current	_			mA	(17)
I <sub>G_HSx_SINK</sub>	Peak sink gate drive current	_	440	—	mA	()
ligh-side pre-driv				0.7		(17)
t <sub>R_G_HSX</sub>	Turn on rise time, 10%-90% of out voltage, V <sub>CCP</sub> = 7.0 V, at open pin	4.5	_	25	ns	
t <sub>F_G_HSX</sub>	Turn off fall time, 90%-10% of out voltage, $V_{CCP}$ = 7.0 V, at open pin	5.0		25	ns	(17)
SR <sub>S_HSX</sub>	Max permissible slew rate at the S_HSX pin	-125	—	600	V/μs	(17)
t <sub>DON_G_HSX_300</sub>	Turn on propagation delay at 300 V/ $\mu$ s slew rate	40		100	ns	(17)(19)
t <sub>DOFF_G_HSX_300</sub>	Turn off propagation delay at 300 V/ $\mu$ s slew rate	40		100	ns	(17)(19)
t <sub>DON_G_HSX_50</sub>	Turn on propagation delay at 50 V/ $\mu$ s slew rate	65	—	125	ns	(17)(19)
t <sub>DOFF_G_HSX_50</sub>	Turn off propagation delay at 50 V/ $\mu$ s slew rate	50	_	100	ns	(17)(19)

Notes

17. Guaranteed by design.

18. VB\_HSx has to be 2.0 V above PGND for full function (switch on) of the pre-driver

19. 10% of output voltage change,  $C_{LOAD}$  = 4.7 nF;  $R_G$  = 40.2  $\Omega,\,V_{CCP}$  = 7.0 V

#### Table 6. High-side pre-driver electrical characteristics (continued)

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
High-side pre-driv	er dynamic (continued)	I	1			
t <sub>DON_G_HSX_25</sub>	Turn on propagation delay at 25 V/ $\mu$ s slew rate	100	_	200	ns	(20)(21)
tDOFF_G_HSX_25	Turn off propagation delay at 25 V/ $\mu$ s slew rate	70	_	150	ns	(20)(21)
t <sub>DON_G_HSX_12.5</sub>	Turn on propagation delay at 12.5 V/ $\mu$ s slew rate,	160	_	310	ns	(20)(21)
tDOFF_G_HSX_12.5	Turn off propagation delay at 12.5 V/ $\mu$ s slew rate	90	_	170	ns	(20)(21)
HS pre-driver safe	off		1			
R <sub>PD_HSX</sub>	G_HSX to S_HSX pull-down resistor	500	_	2000	kΩ	
Slew rate control			1			
R <sub>DS_HSX_P (00)</sub>	G_HSx pMOS R <sub>DS(on)</sub> (00) 300 V/μs	7.5	14.6	31.4	Ω	
R <sub>DS_HSX_N (00)</sub>	G_HSx nMOS R <sub>DS(on)</sub> (00) 300 V/μs	2.5	5.9	16.5	Ω	
R <sub>DS_HSX_P (01)</sub>	G_HSx pMOS R <sub>DS(on)</sub> (01) 50 V/μs	61	85	115	Ω	
R <sub>DS_HSX_N (01)</sub>	G_HSx nMOS R <sub>DS(on)</sub> (01) 50 V/μs	23	35	50	Ω	
R <sub>DS_HSX_P (10)</sub>	G_HSx pMOS R <sub>DS(on)</sub> (10) 25 V/μs	122	169	230	Ω	
R <sub>DS_HSX_N (10)</sub>	G_HSx nMOS R <sub>DS(on)</sub> (10) 25 V/μs	47	69	100	Ω	
R <sub>DS_HSX_P (11)</sub>	G_HSx pMOS R <sub>DS(on)</sub> (11) 12.5 V/µs	245	337	460	Ω	
R <sub>DS_HSX_N (11)</sub>	G_HSx nMOS R <sub>DS(on)</sub> (11) 12.5 V/µs	94	138	199	Ω	

Notes

20. Guaranteed by design.

21. 10% of output voltage change,  $C_{LOAD}$  = 4.7 nF;  $R_G$  = 40.2  $\Omega$ ,  $V_{CCP}$  = 7.0 V

## 5.4 Low-side (LS1-LS6) pre-driver electrical characteristics

#### Table 7. Low-side pre-driver electrical characteristics

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Low-side pre-driv	er LS1-6				I	
V <sub>G_LSx</sub>	G_LSx operating voltage	0.0	_	V <sub>CCP</sub>	V	(22)
I <sub>S_LSx_sink</sub>	D_LSx leakage current (biasing switched off) • V <sub>D_LSx</sub> = 13.5 V • V <sub>D_LSx</sub> = 40 V	10 10	_	110 320	μΑ	
f <sub>G_LSx_PWM</sub>	<ul> <li>PWM frequency</li> <li>Nominal</li> <li>Short period of switching during 50 μs every 1ms</li> </ul>	0.0 0.0	_	100 200	kHz	(22)
DC <sub>G_LSx</sub>	Duty cycle	0.0	_	100	%	(22)
Q <sub>G_LSx</sub>	$\label{eq:sternal-low-side MOSFET effective gate charge} \begin{array}{l} \bullet & f_{PWM} \leq f_{G_LSx\_PWM} \\ \bullet & f_{PWM} \leq 67 \ \text{kHz} \\ \bullet & f_{PWM} \leq 50 \ \text{kHz} \end{array}$		30 55 —	50 75 100	nC	

Notes

22. Guaranteed by design.

#### Table 7. Low-side pre-driver electrical characteristics (continued)

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Low-side pre-drive	r LS1-6 (continued)		1	I	1	
I <sub>G_LSx_PWM</sub>	G_LSx current (average during PWM operation) • QG = QG_LSX; f <sub>PWM</sub> = 100 kHz	_	3.0	5.0	mA	(23)
I <sub>G_LSx_SRC</sub>	Peak source gate drive current	_	230		mA	(23), (24)
I <sub>G_LSx_SINK</sub>	Peak sink gate drive current	_	440	_	mA	(23), (24)
Dynamic low-side	pre-driver LS1-6			Į	1	_!
T <sub>R_G_LSX</sub>	Turn on rise time, 10% to 90% of output voltage; VCCP = 7.0 V; at open pin	5.0	_	25	ns	(23)
T <sub>F_G_LSX</sub>	Turn off fall time, 90% to 10% of output voltage; VCCP = 7.0 V; at open pin	5.0	_	25	ns	(23)
T <sub>DON_G_LSX_300</sub>	Turn on propagation delay at 300 V/ $\mu$ s slew rate	10	—	70	ns	(23), (25)
T <sub>DOFF_G_LSX_300</sub>	Turn off propagation delay at 300 V/ $\mu$ s slew rate	10	—	70	ns	(23), (25)
T <sub>DON_G_LSX_50</sub>	Turn on propagation delay at 50 V/ $\mu$ s slew rate	10	—	80	ns	(23), (25)
T <sub>DOFF_G_LSX_50</sub>	Turn off propagation delay at 50 V/ $\mu$ s slew rate	10	—	80	ns	(23), (25)
T <sub>DON_G_LSX_25</sub>	Turn on propagation delay at 25 V/ $\mu$ s slew rate	15	—	120	ns	(23), (25)
T <sub>DOFF_G_LSX_25</sub>	Turn off propagation delay at 25 V/ $\mu$ s slew rate	15	—	120	ns	(23), (25)
T <sub>DON_G_LSX_12.5</sub>	Turn on propagation delay at 12.5 V/ $\mu$ s slew rate	15	—	150	ns	(23), (25)
T <sub>DOFF_G_LSX_12.5</sub>	Turn off propagation delay at 12.5 V/ $\mu$ s slew rate	15	—	150	ns	(23), (25)
LS pre-driver safe	off				1	
R <sub>PD_LSX</sub>	G_LSX to PGND pull-down resistor	25	50	90	kΩ	
Low-side pre-drive	r LS1-6					
R <sub>DS_LSX_P (00)</sub>	G_LSx pMOS R <sub>DS(on)</sub> (00) 300 V/µs	7.5	14.6	31.3	Ω	
R <sub>DS_LSX_N (00)</sub>	G_LSx nMOS R <sub>DS(on)</sub> (00) 300 V/μs	2.5	5.9	16.5	Ω	
R <sub>DS_LSX_P (01)</sub>	G_LSx pMOS R <sub>DS(on)</sub> n (01) 50 V/μs	61	84	115	Ω	
R <sub>DS_LSX_N (01)</sub>	G_LSx nMOS R <sub>DS(on)</sub> (01) 50 V/μs	23	35	50	Ω	
R <sub>DS_LSX_P (10)</sub>	G_LSx pMOS R <sub>DS(on)</sub> (10) 25 V/µs	122	170	230	Ω	
R <sub>DS_LSX_N (10)</sub>	G_LSx nMOS R <sub>DS(on)</sub> (10) 25 V/µs	47	69	100	Ω	
R <sub>DS_LSX_P (11)</sub>	G_LSx pMOS R <sub>DS(on)</sub> (11) 12.5 V/μs	245	337	460	Ω	
R <sub>DS_LSX_N (11)</sub>	G_LSx nMOS R <sub>DS(on)</sub> (11) 12.5 V/μs	94	138	199	Ω	

Notes

23. Guaranteed by design.

24.  $V_{CCP}$  =  $V_{GS}$  = 7.0 V and fastest slew rate

25. 10% of output voltage change; C<sub>LOAD</sub> = 4.7 nF; R<sub>G</sub> = 40.2  $\Omega$ ; V<sub>CCP</sub> = 7.0 V

## 5.5 Low-side high-speed (LS7-LS8) pre-driver electrical characteristics

#### Table 8. High-speed low-side pre-driver electrical characteristics

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
ow-side pre-drive	r 7 and 8					
V <sub>G_LS7/8</sub>	G_LS7/8 operating voltage	0.0	—	V <sub>CCP</sub>	V	(26)
f <sub>G_LS7/8_PWM</sub>	PWM frequency	0.0	_	400	kHz	(27)
DC <sub>G_LS7/8</sub>	Duty cycle	0.0		100	%	(27)
Q <sub>G_LS7/8</sub>	External low-side MOSFET gate charge • $f_{PWM} = 400 \text{ kHz}$ • $f_{PWM} = 300 \text{ kHz}$ • $f_{PWM} = 240 \text{ kHz}$	 	30 30 30	60 75 100	nC	
I <sub>G_LS7/8_</sub> PWM	G_LS7/8 current (average during PWM operation) • $f_{PWM} = 400 \text{ kHz}$ • $f_{PWM} = 300 \text{ kHz}$ • $f_{PWM} = 100 \text{ kHz}$ • $f_{PWM} = 50 \text{ kHz}$	  	12 9.0 3.0 1.5	24 22.5 7.5 3.75	mA	(27)
I <sub>G_LS7/8_SRC</sub>	Peak source gate drive current	—	680	_	mA	(27), (27)
I <sub>G_LS7/8_SINK</sub>	Peak sink gate drive current		2200		mA	(27), (27)
ynamic low-side	pre-driver L7 and 8				1	
t <sub>R_G_LS7/8_1500</sub>	Turn on rise time • at 1500 V/µs slew rate 10% to 90% of out voltage; V_{CCP} =7.0 V; at the open pin	3.5	_	11	ns	(27)
t <sub>F_G_LS7/8_1500</sub>	Turn off fall time • at 1500 V/µs slew rate 90% to 10% of out voltage; V_{CCP} = 7.0 V; at the open pin	3.5	_	11	ns	(27)
t <sub>R_G_LS7/8</sub>	Turn on rise time • at 300-25 V/µs slew rate 10% to 90% of out voltage; V <sub>CCP</sub> = 7.0 V; at the open pin	5.0	_	25	ns	(27)
t <sub>F_G_LS7/8</sub>	Turn off fall time • at 300-25 V/µs slew rate 90% to 10% of out voltage; V <sub>CCP</sub> = 7.0 V; at the open pin	5.0	_	25	ns	(27)
DON_G_LS7_1500	Turn on propagation delay $\bullet~$ at 1500 V/µs slew rate 10% of out voltage change	10	_	50	ns	(27), (28)
DOFF_G_LS7_1500	Turn off propagation delay $\bullet~$ at 1500 V/ $\!\mu s$ slew rate 10% of out voltage change	10	_	50	ns	(27), (28)
t <sub>DON_G_LS7_300</sub>	Turn on propagation delay • at 300 V/μs slew rate 10% of out voltage change	10	_	70	ns	(27), (28)
DOFF_G_LS7_300	Turn off propagation delay • at 300 V/µs slew rate 10% of out voltage change	10	_	70	ns	(27), (28)

Notes

26. Guaranteed by design.

27. At the fastest slew rate setting with minimum R<sub>G\_LS8</sub> of 2.0  $\Omega$  and V<sub>CCP</sub>/V<sub>GS</sub> = 7.0 V

28.  $C_{LOAD}$  = 4.7 nF;  $R_G$  = 40.2  $\Omega$ ,  $V_{CCP}$  = 7.0 V

#### Table 8. High-speed low-side pre-driver electrical characteristics (continued)

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Dynamic low-side	pre-driver L7 and 8		1	1	1	
t <sub>DON_G_LS7_50</sub>	<ul> <li>Turn on propagation delay</li> <li>at 50 V/μs slew rate 10% of out voltage change</li> </ul>	15	_	100	ns	(29), (30)
tDOFF_G_LS7_50	Turn off propagation delay • at 50 V/μs slew rate 10% of out voltage change	15	-	100	ns	(29), (30)
tDOFF_G_LS7_25	Turn off propagation delay • at 25 V/μs slew rate 10% of out voltage change	15	-	120	ns	(29), (30)
t <sub>DOFF_G_LS7_25</sub>	Turn off propagation delay • at 25 V/μs slew rate 10% of out voltage change	15	_	120	ns	(29), (30)
R <sub>PD_LS7/8</sub>	G_LS7/8 to PGND pull-down resistor	25	50	90	kΩ	
Slew rate control	ow-side 7 and 8		1	1		
R <sub>DS_HSX_P (00)</sub>	G_LS7/8 pMOS R <sub>DS(on)</sub> (00) 1500 V/μs	2.6	5.0	10.7	Ω	
R <sub>DS_HSX_N (00)</sub>	G_LS7/8 nMOS R <sub>DS(on)</sub> (00) 1500 V/μs	0.5	1.1	2.9	Ω	
R <sub>DS_HSX_P (01)</sub>	G_LS7/8 pMOS R <sub>DS(on)</sub> (01) 300 V/µs	7.5	14.6	31.3	Ω	
R <sub>DS_HSX_N (01)</sub>	G_LS7/8 nMOS R <sub>DS(on)</sub> (01) 300 V/µs	2.5	5.9	16.5	Ω	
R <sub>DS_HSX_P (10)</sub>	G_LS7/8 pMOS R <sub>DS(on)</sub> (10) 50 V/μs	61	85	115	Ω	
R <sub>DS_HSX_N (10)</sub>	G_LS7/8 nMOS R <sub>DS(on)</sub> (10) 50 V/μs	23	35	50	Ω	
R <sub>DS_HSX_P (11)</sub>	G_LS7/8 pMOS R <sub>DS(on)</sub> (11) 25 V/μs	122	170	230	Ω	
R <sub>DS_HSX_N (11)</sub>	G_LS7/8 nMOS R <sub>DS(on)</sub> (11) 25 V/μs	47	69	100	Ω	

Notes

29. Guaranteed by design.

30.  $C_{LOAD}$  = 4.7 nF;  $R_{G}$  = 40.2  $\Omega$ ,  $V_{CCP}$  = 7.0 V

## 5.6 High-side VDS VSRC monitoring electrical characteristics

#### Table 9. High-side VDS/SRC monitor electrical characteristics

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes		
High-side V <sub>DS/SRC</sub>	igh-side V <sub>DS/SRC</sub> monitor							
V <sub>S_HS_VDS</sub>	High-side V <sub>DS/SRC</sub> monitoring functional range S_HSx <ul> <li>DC voltage</li> <li>Transients t &lt; 400 ns</li> <li>Transients t &lt; 800 ns</li> </ul>	-3.0 -6.0 -8.0		72 72 72	V	(31)		
V <sub>VBATT_VDS</sub>	<ul> <li>High-side V<sub>DS/SRC</sub> monitoring functional range S_HSx</li> <li>Full functionality</li> <li>Limited functionality (V<sub>DS_HS_Th</sub> 3.5 V is at 3.0 V min)</li> </ul>	5.5 5.0		72 5.5	V			
V <sub>VBOOST_VDS</sub>	High-side V <sub>DS/SRC</sub> monitoring functional range VBOOST <ul> <li>Full functionality</li> <li>Limited functionality (V<sub>DS_HS_Th</sub> 3.5 V is at 3.0 V min)</li> </ul>	5.5 5.0	_	72 5.5	V			

Notes

31. Guaranteed by design.

#### Table 9. High-side VDS/SRC monitor electrical characteristics (continued)

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
High-side V <sub>DS/SRC</sub>	monitor (continued)		1	1	1	-
V <sub>DS_HS_TH</sub> (0000)	High-side V <sub>DS</sub> threshold (0000)	-0.03	0.0	0.03	V	
V <sub>DS_HS_TH (1001)</sub>	High-side V <sub>DS</sub> threshold (1001)	0.07	0.10	0.13	V	
V <sub>DS_HS_TH (1010)</sub>	High-side V <sub>DS</sub> threshold (1010)	0.155	0.2	0.245	V	
V <sub>DS_HS_TH (1011)</sub>	High-side V <sub>DS</sub> threshold (1011)	0.25	0.3	0.35	V	
V <sub>DS_HS_TH (1100)</sub>	High-side V <sub>DS</sub> threshold (1100)	0.345	0.4	0.455	V	
V <sub>DS_HS_TH</sub> (0001)	High-side V <sub>DS</sub> threshold (0001)	0.44	0.5	0.56	V	
V <sub>DS_HS_TH</sub> (0010)	High-side V <sub>DS</sub> threshold (0010)	0.9	1.0	1.1	V	
V <sub>DS_HS_TH</sub> (0011)	High-side V <sub>DS</sub> threshold (0011)	1.35	1.5	1.65	V	
V <sub>DS_HS_TH</sub> (0100)	High-side V <sub>DS</sub> threshold (0100)	1.8	2.0	2.2	V	
V <sub>DS_HS_TH (0101)</sub>	High-side V <sub>DS</sub> threshold (0101)	2.29	2.45	2.61	V	
V <sub>DS_HS_TH</sub> (0110)	High-side V <sub>DS</sub> threshold (0110)	2.76	2.95	3.14	V	
V <sub>DS_HS_TH</sub> (0111)	High-side V <sub>DS</sub> threshold (0111)           • V <sub>VBATT_VDS</sub> = 5.5 V to 72 V, V <sub>VBOOST_VDS</sub> = 5.5 V to 72 V           • V <sub>VBATT_VDS</sub> = 5.0 V to 5.5 V, V <sub>VBOOST_VDS</sub> = 5.0 V to 5.5 V	3.23 3.00	3.45 3.45	3.67 3.67	v	
t <sub>TH_HSVDS</sub>	High-side V <sub>DS/SRC</sub> threshold settling time	_	0.4	1.0	μs	
V <sub>SRC_HS_TH</sub> (0000)	High-side V <sub>SRC</sub> threshold (0000)	-0.03	0.0	0.03	V	
V <sub>SRC_HS_TH (1001)</sub>	High-side V <sub>SRC</sub> threshold (1001)	0.07	0.10	0.13	V	
V <sub>SRC_HS_TH (1010)</sub>	High-side V <sub>SRC</sub> threshold (1010)	0.155	0.2	0.245	V	
V <sub>SRC_HS_TH (1011)</sub>	High-side V <sub>SRC</sub> threshold (1011)	0.25	0.3	0.35	V	
V <sub>SRC_HS_TH (1100)</sub>	High-side V <sub>SRC</sub> threshold (1100)	0.345	0.4	0.455	V	
V <sub>SRC_HS_TH (0001)</sub>	High-side V <sub>SRC</sub> threshold (0001)	0.44	0.5	0.56	V	
V <sub>SRC_HS_TH</sub> (0010)	High-side V <sub>SRC</sub> threshold (0010)	0.9	1.0	1.1	V	
V <sub>SRC_HS_TH (0011)</sub>	High-side V <sub>SRC</sub> threshold (0011)	1.35	1.5	1.65	V	
V <sub>SRC_HS_TH (0100)</sub>	High-side V <sub>SRC</sub> threshold (0100)	1.8	2.0	2.2	V	
V <sub>SRC_HS_TH (0101)</sub>	High-side V <sub>SRC</sub> threshold (0101)	2.38	2.55	2.72	V	1
V <sub>SRC_HS_TH</sub> (0110)	High-side V <sub>SRC</sub> threshold (0110)	2.85	3.0	3.15	V	
V <sub>SRC_HS_TH (0111)</sub>	High-side V <sub>SRC</sub> threshold (0111)	3.33	3.5	3.68	V	

# 5.7 Low-side VDS VSRC monitoring electrical characteristics

### Table 10. Low-side $V_{\text{DS/SRC}}$ monitor electrical characteristics

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
_ow-side V <sub>DS</sub> mon	itor	I	1	1	1	
V <sub>D_LSX_VDS</sub>	Low-side V <sub>DS</sub> monitoring functional range D_LSx <ul> <li>DC voltage</li> <li>Transients t &lt; 400 ns</li> </ul>	-3.0 -8.0		75 75	V	
V <sub>DS_LS_TH</sub> (0000)	Low-side V <sub>DS</sub> threshold (0000)	-0.03	0.0	0.03	V	
V <sub>DS_LS_TH (1001)</sub>	Low-side V <sub>DS</sub> threshold (1001)	0.07	0.10	0.13	V	
V <sub>DS_LS_TH (1010)</sub>	Low-side V <sub>DS</sub> threshold (1010)	0.155	0.2	0.245	V	
V <sub>DS_LS_TH (1011)</sub>	Low-side V <sub>DS</sub> threshold (1011)	0.25	0.3	0.35	V	
V <sub>DS_LS_TH (1100)</sub>	Low-side V <sub>DS</sub> threshold (1100)	0.345	0.4	0.455	V	
V <sub>DS_LS_TH (0001)</sub>	Low-side V <sub>DS</sub> threshold (0001)	0.44	0.5	0.56	V	
V <sub>DS_LS_TH (0010)</sub>	Low-side V <sub>DS</sub> threshold (0010)	0.9	1.0	1.1	V	
V <sub>DS_LS_TH (0011)</sub>	Low-side V <sub>DS</sub> threshold (0011)	1.35	1.5	1.65	V	
V <sub>DS_LS_TH (0100)</sub>	Low-side V <sub>DS</sub> threshold (0100)	1.8	2.0	2.2	V	
V <sub>DS_LS_TH (0101)</sub>	Low-side V <sub>DS</sub> threshold (0101)	2.38	2.5	2.63	V	
V <sub>DS_LS_TH (0110)</sub>	Low-side V <sub>DS</sub> threshold (0110)	2.85	3.0	3.15	V	
V <sub>DS_LS_TH (0111)</sub>	Low-side V <sub>DS</sub> threshold (0111)	3.33	3.5	3.68	V	
t <sub>TH_LSVDS</sub>	Low-side $V_{DS}$ threshold settling time	—	0.4	1.0	μs	(32)
ow-side V <sub>DS</sub> mon	itor D_Is7/D_Is8 for DC/DC	L.				-
V <sub>D_LSX_VDS</sub>	Low-side V <sub>DS</sub> voltage range D_LSx	-3.0	_	75	V	
V <sub>DS_LS_TH_DC</sub> (0100)	Low-side V <sub>DS</sub> threshold for DC/DC (0100)	1.8	2.06	2.2	V	
V <sub>DS_LS_TH_DC</sub> (0101)	Low-side V <sub>DS</sub> threshold for DC/DC (0101)	2.25	2.5	2.75	V	
t <sub>VDS_DCDC_PD</sub>	Comparator propagation delay time	_	—	50	ns	(32)
R <sub>VDS_78_IN</sub>	Input impedance V <sub>DS_78</sub>	200	350	—	kΩ	

Notes

32. Guaranteed by design.

### 5.8 Load bias electrical characteristics

#### Table 11. Load bias electrical characteristics

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Load biasing struc	tures					
I <sub>BIAS_HS</sub>	Current source normal S_HSx (x = 17)	2.8	4.0	5.2	mA	(33)
IBIAS_HS_STRONG	Current source strong S_HSx (x = 2, 4)	4.2	6.0	7.8	mA	(34)
I <sub>BIAS_HS_BOTH</sub>	Current source strong + normal S_HSx (x = 2, 4)	7.0	10	13	mA	(35)
I <sub>BIAS_HS_MAX</sub>	Total maximum current source S_HSx source current	36.4	_	_	mA	
I <sub>BIAS_LS</sub>	Current source D_LSx sink saturation current	0.98	1.09	1.2	mA	
V <sub>BIAS_HS</sub>	S_HSx bias voltage regulation • V <sub>BATT</sub> > 8.0 V, V <sub>CC5</sub> > 4.75 V • V <sub>BATT</sub> < 8.0 V, V <sub>CC5</sub> > 4.75 V	3.8 (V <sub>BATT</sub> /2) -200 mV	 (V <sub>BATT</sub> /2)	V <sub>CC5</sub> (V <sub>BATT</sub> /2) 200 mV	V	
R <sub>BIAS_LS</sub>	Equivalent resistance of LS current source • V <sub>D_LSx</sub> < 1.0 V	0.5	_	1.5	kΩ	

Notes

33. Current source can be connected to maximum two D\_LSx

34. Current source can be connected to maximum three D\_LSx

35. Current source can be connected to maximum five D\_LSx

### 5.9 Current measurement electrical characteristics

### 5.9.1 Current measurement for positive current

This section is applicable for all current measurement paths for positive currents:

- Current measurement channel 1-4
  - Differential amplifier 1-4
  - DAC 1-4
  - Comparator 1- 4
- Current measurement channel 5 6
  - Differential amplifier 5 6
  - DAC 5 6H and DAC 5 6L
  - Comparator 5 6H and 5 6L

#### Table 12. Current measurement for positive currents

Symbol	Characteristic	Statistically evaluated	Unit	Notes
€CS	<ul> <li>Overall current sense error including gain errors and offsets at DAC range of 75% - 100%, after analog offset compensation</li> <li>at GDA_diff (00) = 5.8</li> <li>at GDA_diff (01) = 8.7</li> <li>at GDA_diff (10) = 12.6</li> <li>at GDA_diff (11) = 19.3</li> </ul>	±3.5 ±3.5 ±3.5 ±3.5	%	(36) <sub>,</sub> (37)
	At DAC range of 25% to 75%, after analog offset compensation • at GDA_diff (00) = 5.8 • at GDA_diff (01) = 8.7 • at GDA_diff (10) = 12.6 • at GDA_diff (11) = 19.3	±5.3 ±5.3 ±5.3 ±5.3	%	(36) <sub>,</sub> (37)

Notes

36. Guaranteed by design.

37. The tolerance of the 10 m $\Omega$  shunt resistor is assumed as ±2.0% (at 4.5  $\sigma$ ). All other input tolerances from the device specification are assumed at 6  $\sigma$ .

#### Table 13. Differential amplifier 1, 2, 3, 4, 5, and 6

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
V <sub>VSENSENX_DA</sub>	Differential amplifier x functional range V <sub>SENSENx</sub> (x = 16)	-1.0	_	1.0	V	
V <sub>VSENSEPX_DA</sub>	Differential amplifier x functional range V <sub>SENSEPx</sub> (x = 16)	-1.0	_	1.5	V	
V <sub>DA_DIFF_IN</sub> (00)	Differential input voltage range (00) • G <sub>DA_DIFF(00)</sub> = 5.8	-25.9	_	387	mV	
VDA_DIFF_IN (01)	Differential input voltage range (01) • G <sub>DA_DIFF(01)</sub> = 8.7	-17.3	_	258	mV	
V <sub>DA_DIFF_IN</sub> (10)	Differential input voltage range (10) • G <sub>DA_DIFF(10)</sub> = 12.6	-12	_	179	mV	
V <sub>DA_DIFF_IN</sub> (11)	Differential input voltage range (11) • G <sub>DA_DIFF(11)</sub> = 19.3	-7.8	_	116	mV	
G <sub>DA_DIFF (00)</sub>	Differential voltage gain (00)	5.71	5.79	5.87		
G <sub>DA_DIFF (01)</sub>	Differential voltage gain (01)	8.55	8.68	8.81		
G <sub>DA_DIFF (10)</sub>	Differential voltage gain (10)	12.32	12.53	12.74		

#### Table 13. Differential amplifier 1, 2, 3, 4, 5, and 6 (continued)

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
G <sub>DA_DIFF (11)</sub>	Differential voltage gain (11)	18.92	19.25	19.58		
t <sub>DA_GAIN_SW</sub>	Gain switching settling time		_	2.0	μs	(38)
R <sub>VSENSENX_IN</sub>	Input impedance V <sub>SENSENx</sub> (x = 14) • 1.0 V common mode voltage	10	_	26	kΩ	
R <sub>VSENSEPX_IN</sub>	Input impedance V <sub>SENSEPx</sub> (x = 14) • 1.0 V common mode voltage	10	_	26	kΩ	
C <sub>VSENSE</sub>	Differential amplifier EMI filter C. It is recommended to place a filter C between $V_{\mbox{SENSE}}N$ and P close to the IC for EMI.	_	330	_	pF	
V <sub>DA_BIAS</sub>	Output bias voltage	240	250	265	mV	
V <sub>DA_OUT_OFF</sub>	Maximum output offset voltage error at maximum gain	-140	_	220	mV	
V <sub>DA_OUT</sub>	Differential amplifier x output voltage range	0.1	_	2.7	V	
DAC 1, 2, 3, 4, 5L,	5H, 6H, and 6L (8-bit)		1	1	1	1
V <sub>DAC_LSB</sub>	DAC LSB	—	9.77	_	mV	
V <sub>DAC_OUT_MIN</sub>	DAC minimum output voltage <ul> <li>DAC code = 0h</li> </ul>	_	0.0	_	V	
V <sub>DAC_OUT_MAX</sub>	DAC maximum output voltage <ul> <li>DAC code = FFh</li> </ul>	_	2.49	_	V	
<sup>8</sup> DAC_DNL	DAC differential linearity error	-0.5	—	0.5	LSB	
<sup>8</sup> DAC_INL	DAC integral linearity error	-1.0	_	1.0	LSB	
V <sub>DAC_OUT_OFF</sub>	DAC maximum output offset	0.0	_	10	mV	
t <sub>DAC</sub>	DAC settling time	_	—	0.9	μs	
Voltage comparat	or 1, 2, 3, 4, 5H, 5L, 6H, and 6L		1	1	1	
V <sub>COMP_IN</sub>	Comparator input voltage	0.0	_	2.7	V	
V <sub>COMP_IN_OFF</sub>	Comparator input offset voltage	-25	—	10	mV	
Current measuren	nent channel 1, 2, 3, 4, 5, and 6 detection delays					1
t <sub>D_CS</sub>	Detection delay coming from differential amplifier and comparator at GDA_DIFF(00) = 5.8	20		500	ns	(38)

Notes

38. Guaranteed by design.

#### Table 13. Differential amplifier 1, 2, 3, 4, 5, and 6 (continued)

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Differential amplifi	er 1, 2, 3, 4, 5L, 5H, 6L and 6H analog offset compensation					
Voffdac_out_max _Pos Voffdac_out_max _Neg	<ul> <li>Offset compensation voltage range referred to amplifier output offset at maximum gain</li> <li>Offset DAC value = +31</li> <li>Offset DAC value = -31</li> </ul>	150 -310		310 -150	mV	(40)
V <sub>OFFDAC_LSB</sub>	Offset compensation step size referred to amplifier output offset at maximum gain	5.0	_	10	mV	
V <sub>CS_OFF_TEMP</sub>	Differential amplifier output offset temperature drift	-5.0 -50	_	5.0 50	LSB mV	(39)
V <sub>CS_OFF_GD</sub>	Residual offset after offset compensation at diff amplifier output for path shunt $\geq$ comparator output	-0.61 -6.1	_	0.39 3.9	LSB mV	(41)
t <sub>OFFCOMP_STEP</sub>	Offset compensation minimum step time	_	—	2.0	μs	(40)
t <sub>OFFCOMP</sub>	Offset compensation runtime to finish compensation	_		2.0*31 = 62	μs	(40)(42)

Notes

- 39. Guaranteed by design.
- 40. Gain set to  $G_{DA_DIFF(11)} = 19.3$
- 41. The offset compensation algorithm is implemented so the compensation always stops when the comparator output signal is low, assuming a zero DAC gain error and INL.
- 42. Assuming the start from an offset compensation DAC value of 0 is worst case, it has to go to one extreme value (-31 or 31).

### 5.9.2 Current measurement for negative currents

This section is applicable for all current measurement paths for negative currents:

- Current measurement channel 5 and 6
  - Differential amplifier 5 and 6 negative
  - · DAC 5 and 6 negative
  - Comparator 5 and 6 negative

#### Table 14. PT2000 static electrical characteristics

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Overall current se	nse performance for negative					
<sup>£</sup> CSNEG	Overall current sense error including gain errors and offsets <ul> <li>at DAC range of 75% to 100% at G<sub>DANEG_DIFF</sub> = -2.0</li> <li>at DAC range of 25% to 75% at G<sub>DANEG_DIFF</sub> = -2.0</li> </ul>			±4.4 ±8.9	%	(43), (44)
Differential amplif	ier 5, 6 negative					
V <sub>VSENSEN5/</sub> 6_DANEG	Differential amplifier 5 and 6 negative (negative currents) functional range $V_{\mbox{SENSE}}\mbox{N5/6}$	-3.0	_	1.0	V	(43)
V <sub>VSENSEP5/</sub> 6_DANEG	Differential amplifier 5 and 6 negative (negative currents) functional range $V_{\mbox{SENSE}}\mbox{P5/6}$	-4.2	_	1.0	V	(43)
V <sub>DANEG_DIFF_IN</sub>	Differential input voltage range • G <sub>DANEG_DIFF</sub> = -2.0	-1.125	_	0.0	V	(43)
G <sub>DANEG_DIFF</sub>	Differential voltage gain	-1.966	-2.0	-2.034		
R <sub>VSENSEN5/6_IN</sub>	Input impedance V <sub>SENSE</sub> N5/6 • 1.0 V common mode voltage	6.0	_	14	kΩ	

#### Table 14. PT2000 static electrical characteristics (continued)

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Differential amplifi	er 5, 6 negative (continued)				1	
R <sub>VSENSEP5/6_IN</sub>	Input impedance V <sub>SENSE</sub> P5/6 • 1.0 V common mode voltage	6.0	_	14	kΩ	
V <sub>DANEG_IN_OFF</sub>	Differential amplifier maximum input offset voltage	-20	_	20	mV	
V <sub>DANEG_BIAS</sub>	Output bias voltage	240	250	265	mV	
V <sub>DANEG_OUT_OFF</sub>	Maximum output offset voltage error, including amplifier input offset and bias voltage offset.	-60	_	60	mV	
V <sub>DANEG_OUT</sub>	Differential amplifier x output voltage range	0.0	—	2.7	V	
DAC 5 Neg and 6 N	leg (4 Bit)		1		1	-
V <sub>DACNEG_LSB</sub>	DAC LSB	—	156.3	_	mV	
VDACNEG_OUT_MIN	DAC minimum output voltage • DAC code = 0h	_	0.0	_	V	
VDACNEG_OUT_MAX	DAC maximum output voltage <ul> <li>DAC code = Fh</li> </ul>	_	2.344	_	V	
<sup>£</sup> DACNEG_GAIN	DAC maximum gain error • Error of bandgap reference voltage	-1.0	_	1.0	%	
<sup>E</sup> DACNEG_DNL	DAC differential linearity error	-0.063	—	0.063	LSB	
<sup>8</sup> DACNEG_INL	DAC integral linearity error	-0.063	—	0.063	LSB	
VDACNEG_OUT_OFF	DAC maximum output offset	0.0	—	10	mV	
t <sub>DACNEG</sub>	DAC settling time	_	—	0.9	μs	
Voltage comparato	or 5 Neg and 6 Neg					
V <sub>COMP_IN</sub>	Comparator input voltage	0.0	—	2.7	V	
V <sub>COMP_IN_OFF</sub>	Comparator input offset voltage	-25		10	mV	
Current measurem	ent channel 5 Neg and 6 Neg detection delays	I	1	1	1	
t <sub>D_CSNEG</sub>	Detection delay coming from differential amplifier and comparator • GDANEG_DIFF = -2.0	20	_	500	ns	(45)

Notes

43. Guaranteed by design.

44. The tolerance of the 10 m $\Omega$  shunt resistor is assumed as ±2.0% (at 4.5  $\sigma$ ). All other input tolerances from the device specification are assumed at 6  $\sigma$ 

45. Guaranteed by design.

## 5.10 Analog output (OAx) electrical characteristics

#### Table 15. Analog output static electrical characteristics

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Characteristic	Min.	Тур.	Max.	Unit	Notes
multiplexer and T&H	1	1			
OAx output voltage range	0.0	—	V <sub>CC5</sub>	V	
OAx output bandwidth	100	—	_	kHz	(46)
$\begin{array}{l} \text{OAx permissible capacitive load} \\ \bullet  \text{without series resistor, for digital function} \\ \bullet  R_{MIN} = 200 \ \Omega \\ \bullet  R_{MIN} = 100 \ \Omega \\ \bullet  R_{MIN} = 75 \ \Omega \\ \bullet  R_{MIN} = 50 \ \Omega \end{array}$		 	50 5.0 15 50 100	pF nF nF nF nF	(46)
OAx power supply rejection		_	103	dB	(46)
OAx output gain (00)	1.303	1.33	1.357		
OAx output gain (01)	1.940	2.0	2.060		
OAx output gain (10)	2.91	3.0	3.090		
OAx output gain (11)	5.17	5.33	5.49		
OAx output gain (ADC)	0.98	1.0	1.02		
OAx output gain switching time		—	2.0	μs	(46)
OAx output offset voltage from OAx amplifier • $G_{OAx} = 1.0$ • $G_{OAx} = 1.33$ • $G_{OAx} = 2.0$ • $G_{OAx} = 3.0$ • $G_{OAx} = 5.33$	-14 -18 -28 -30 -53	  	14 18 28 30 53	mV	
OA1/3 input impedance when OaENx = 0 • 2.0 V, impedance to GND	_	_	8000	kΩ	
OA2 input impedance when OaENx = 0 • 2.0 V, impedance to GND	350	_	500	kΩ	
OAx multiplexer switching time	— —	—	10	μs	(46)
OAx output voltage drift of T&H in ADC mode over time • at V <sub>OAx</sub> = 1.5 V and after 20 μs	-50	_	50	mV	
	multiplexer and T&HOAx output voltage rangeOAx output bandwidthOAx permissible capacitive load• without series resistor, for digital function• $R_{MIN} = 200 \Omega$ • $R_{MIN} = 200 \Omega$ • $R_{MIN} = 100 \Omega$ • $R_{MIN} = 75 \Omega$ • $R_{MIN} = 50 \Omega$ OAx power supply rejectionOAx output gain (00)OAx output gain (10)OAx output gain (11)OAx output gain (11)OAx output gain switching timeOAx output offset voltage from OAx amplifier• $G_{OAx} = 1.0$ • $G_{OAx} = 2.0$ • $G_{OAx} = 5.33$ OA1/3 input impedance when OaENx = 0• 2.0 V, impedance to GNDOAx multiplexer switching timeOAx nultiplexer switching time	multiplexer and T&HOAx output voltage range $0.0$ OAx output bandwidth $100$ OAx output bandwidth $100$ OAx permissible capacitive load $-$ • without series resistor, for digital function $-$ • R_MIN = 200 $\Omega$ $1.0$ • R_MIN = 100 $\Omega$ $5.0$ • R_MIN = 50 $\Omega$ $50$ OAx power supply rejection $-$ OAx output gain (00) $1.303$ OAx output gain (11) $1.940$ OAx output gain (11) $5.17$ OAx output gain (ADC) $0.98$ OAx output gain switching time $-$ OAx output offset voltage from OAx amplifier $-14$ • $G_{OAx} = 1.0$ $-28$ • $G_{OAx} = 3.0$ $-30$ • $G_{OAx} = 5.33$ $-33$ • $CA1/3$ input impedance when OaENx = 0 $-$ • $2.0$ V, impedance to GND $-$ OAx output voltage drift of T&H in ADC mode over time $-$	multiplexer and T&H $0.0$ $-$ OAx output voltage range $0.0$ $-$ OAx output bandwidth $100$ $-$ OAx output bandwidth $100$ $-$ OAx permissible capacitive load $1.0$ $-$ · without series resistor, for digital function $ -$ · R <sub>MIN</sub> = 200 $\Omega$ $1.0$ $-$ · R <sub>MIN</sub> = 100 $\Omega$ $5.0$ $-$ · R <sub>MIN</sub> = 50 $\Omega$ $15$ $-$ OAx power supply rejection $ -$ OAx output gain (00) $1.303$ $1.33$ OAx output gain (10) $2.91$ $3.0$ OAx output gain (11) $5.17$ $5.33$ OAx output gain (11) $5.17$ $5.33$ OAx output dian witching time $ -$ · Go <sub>AX</sub> = 1.0 $-30$ $-30$ · Go <sub>AX</sub> = 5.33 $-33$ $-33$ · OA(3) input impedance when OaENx = 0 $-2.0$ $-2.8$ · 2.0 V, impedance to GND $ -$ OAx output voltage drift of T&H in ADC mode over time $50$	multiplexer and T&H $0.0$ $ V_{CCS}$ OAx output voltage range $0.0$ $ V_{CCS}$ OAx output bandwidth $100$ $ -$ OAx permissible capacitive load $  50$ without series resistor, for digital function $  50$ $R_{MIN} = 200 \Omega$ $1.0$ $ 5.0$ $ R_{MIN} = 100 \Omega$ $5.0$ $ 100$ $ R_{MIN} = 50 \Omega$ $50$ $ 100$ $0Ax$ power supply rejection $  100$ $OAx$ output gain (00) $1.303$ $1.33$ $1.357$ $0Ax$ output gain (01) $2.91$ $3.0$ $3.090$ $OAx$ output gain (10) $2.91$ $3.0$ $3.090$ $0Ax$ output gain (11) $5.17$ $5.33$ $5.49$ $OAx$ output gain (ADC) $0.98$ $1.0$ $1.02$ $0Ax$ output gain switching time $  2.0$ $OAx$ output offset voltage from OAx amplifier $  2.8$ <td>Image: multiplexer and T&amp;H         Image: multiplexer and T&amp;H           OAx output voltage range         <math>0.0</math> <math> V_{CC5}</math>         V           OAx output bandwidth         <math>100</math> <math> -</math>         kHz           OAx output bandwidth         <math>100</math> <math> -</math>         kHz           OAx permissible capacitive load         <math>  50</math> <math>pF</math>           · without series resistor, for digital function         <math>  50</math> <math>nF</math>           · R_MIN = 75 <math>\Omega</math> <math>50</math> <math> 100</math> <math>nF</math>           OAx power supply rejection         <math>  100</math> <math>nF</math>           OAx output gain (00)         <math>1.303</math> <math>1.33</math> <math>1.357</math> <math>-</math>           OAx output gain (10)         <math>2.91</math> <math>3.0</math> <math>3.090</math> <math>-</math>           OAx output gain (ADC)         <math>0.98</math> <math>1.0</math> <math>1.02</math> <math>-</math>           OAx output gain (ADC)         <math>0.98</math> <math>1.0</math> <math>1.02</math> <math>-</math>           OAx output gain switching time         <math>  2.0</math> <math>\mu</math>s           OAx output gain switching time         <math>  14</math></td>	Image: multiplexer and T&H         Image: multiplexer and T&H           OAx output voltage range $0.0$ $ V_{CC5}$ V           OAx output bandwidth $100$ $ -$ kHz           OAx output bandwidth $100$ $ -$ kHz           OAx permissible capacitive load $  50$ $pF$ · without series resistor, for digital function $  50$ $nF$ · R_MIN = 75 $\Omega$ $50$ $ 100$ $nF$ OAx power supply rejection $  100$ $nF$ OAx output gain (00) $1.303$ $1.33$ $1.357$ $-$ OAx output gain (10) $2.91$ $3.0$ $3.090$ $-$ OAx output gain (ADC) $0.98$ $1.0$ $1.02$ $-$ OAx output gain (ADC) $0.98$ $1.0$ $1.02$ $-$ OAx output gain switching time $  2.0$ $\mu$ s           OAx output gain switching time $  14$

Notes

46. Guaranteed by design.

### 5.11 Clock / PLL electrical characteristics

#### Table 16. Clock / PLL electrical characteristics

Characteristics noted under conditions -40  $^{\circ}$ C < T<sub>A</sub> < +125  $^{\circ}$ C, referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at T<sub>A</sub> = 25  $^{\circ}$ C under nominal conditions, unless otherwise noted.

Symbol	Characteristic	Min.	Тур.	Max.	Unit	Notes
Backup clock						
f <sub>CLK</sub>	CLK pin input frequency	0.94	1.0	1.06	MHz	
DC <sub>CLK</sub>	CLK pin input duty cycle	45	50	55	%	
V <sub>CLK</sub>	CLK pin voltage	0.0	_	V <sub>CCIO</sub>	V	
V <sub>IH_CLK</sub>	CLK pin high input voltage threshold	1.5	_	2.2	V	
V <sub>IL_CLK</sub>	CLK pin low input voltage threshold	1.0	_	1.65	V	
V <sub>HYST_CLK</sub>	CLK pin hysteresis	0.3	_	_	V	
t <sub>CLK_JITTER</sub>	CLK pin clock edge jitter	-25	_	25	ns	(47)
f <sub>CLK_BACK</sub>	Backup oscillator clock frequency	0.95	1.0	1.05	MHz	
DC <sub>CLK_BACK</sub>	Backup oscillator clock duty cycle	48	50	52	%	

PLL

f <sub>CKSYS24</sub>	Cksys output clock frequency 24 MHz	f <sub>CLK BACK</sub> *23.5	f <sub>CLK_BACK</sub> *24	f <sub>CLK_BACK</sub> MHz *24.5		
fcksys_mod	Cksys modulation frequency	_	25	_	kHz	(48)
t <sub>PLL _LOCK</sub>	L lock time — 25 40					
t <sub>CKSYS_T1</sub>	Cksys rising edge to cksys_cram rising edge T1 CRAM address setup phase	8.75	_	— 12.32		(49)
t <sub>CKSYS_T2</sub>	Cksys rising edge to cksys_c/dram rising edge T2 CRAM/DRAM address setup phase	19.44 —			ns	(49)
t <sub>CKSYS_T3</sub>	Cksys_c/dram rising edge to cksys rising edge T3 CRAM/DRAM access time	19.44	_		ns	(49)

Notes

47. Guaranteed by design.

48. Divider value is changed every 10 µs

49. The following values take into account an input clock at 0.95 MHz to 1.05 MHz, a PLL multiplication factor of 47 to 49, and an output duty cycle of 45% to 55%.



Figure 4. PLL, DRAM/CRAM system clock

# 5.12 Digital input/output electrical characteristics

#### Table 17. PT2000 static electrical characteristics

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic		Тур.	Max.	Unit	Notes
Digital I/OS		1]		1	1	
V <sub>IOVCCIO</sub>	Digital pins voltage (IRQB, MISO, MOSI, SCLK, CSB, Startx, Flagx, DBG, OAx)	0.0	_	V <sub>CCIO</sub>	V	
V <sub>IOVCC5</sub>	Digital pins voltage (RESETB, DRVEN)	0.0	0.0 —		V	<u> </u>
	Digital output ready time after POResetB deactivation	—	_	100	μs	
t <sub>FILT_RESETB</sub>	RESETB filter time	0.2	— 2.0		μs	
V <sub>IH_IO</sub>	Digital pins high input voltage threshold (RESETB, IRQB, MOSI, SCLK, CSB, DRVEN, Startx, Flagx, DBG, OAx)	1.5 —		2.2	V	
V <sub>IL_IO</sub>	Digital pins low input voltage threshold (RESETB, IRQB, MOSI, SCLK, CSB, DRVEN, STARTx, FLAGx, DBG, OAx)	1.0	_	1.65	V	
V <sub>HYST_IO</sub>	Digital pins hysteresis (RESETB, IRQB, MOSI, SCLK, CSB, DRVEN, STARTx, FLAGx, DBG, OAx)	0.3	_	_	V	
V <sub>OH_IO</sub>	Digital pins high output voltage (IRQB, MISO, START1-7, FLAG0-3, DBG) • I <sub>OUT</sub> > -1.0 mA, no higher current at other I/Os	AG0-3, V <sub>CCIO</sub> -0.3 —		_	v	
V <sub>OL_IO</sub>	Digital pins low output voltage (IRQB, MISO, START1-7, FLAG0-3, DBG) • I <sub>OUT</sub> < 1.0 mA, no higher current at other I/Os	_	_	0.3	v	
V <sub>OH_START8/FLAG4</sub>	Digital pins high output voltage (Start8, Flag4) • I <sub>OUT</sub> > -200 μA	V <sub>CC0</sub> -0.6 —		_	v	
V <sub>OL_START8/FLAG4</sub>	Digital pins low output voltage (Start8, Flag4) • I <sub>OUT</sub> > -200 μA			0.6	v	
V <sub>OH_OA2</sub>	$V_{OH\_OA2} \begin{array}{c} \text{Digital pins high output voltage (OA2)} \\ \bullet  G_{OAx} = 1.33, \text{ IOUT > -1.0 mA} \\ \bullet  G_{OAx} = 2.0, \text{ IOUT > -1.0 mA} \end{array} \begin{array}{c} 2.8 \\ V_{CC5} - 0.6 \end{array}$		_		v	
V <sub>OL_OA2</sub>	Digital pins low output voltage (OA2), I <sub>OUT</sub> < 0.5 mA	—	_	0.3	V	
t <sub>R_XXX</sub>	Digital pins output rise time (IRQB, START1-7, FLAG0-3, DBG) • C <sub>LOAD</sub> = 30 pF, 10%-90% of out voltage	3.0 —		12	ns	
t <sub>F_XXX</sub>	Digital pins output fall time (IRQB, START1-7, FLAG0-3, DBG) • C <sub>LOAD</sub> = 30 pF, 90%-10% of out voltage	3.0 —		12	ns	
t <sub>D_XXX</sub>	Digital pins output delay (IRQB, START1-7, FLAG0-3, DBG)       2.0         • C <sub>LOAD</sub> = 30 pF, 10% of out voltage       2.0		10	ns		

#### Table 17. PT2000 static electrical characteristics (continued)

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A$  = 25  $^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic		Тур.	Max.	Unit	Notes		
igital I/OS (continued)								
t <sub>R_OA2</sub>	Digital pins output rise time (OA2), 10%-90% of out voltage • $C_{LOAD} = 30 \text{ pF}$ with $V_{CCIO} = 3.3 \text{ V}$ • $C_{LOAD} = 30 \text{ pF}$ with $V_{CCIO} = 5.0 \text{ V}$			1.4 2.0	μs	(50)		
t <sub>F_OA2</sub>	Digital pins output fall time (OA2), 90%-10% of out voltage • $C_{LOAD} = 30 \text{ pF}$ with $V_{CCIO} = 3.3 \text{ V}$ • $C_{LOAD} = 30 \text{ pF}$ with $V_{CCIO} = 5.0 \text{ V}$			1.4 3.2	μs	(50)		
t <sub>D_OA2</sub>	Digital pins output delay (OA2), 10% of out voltage • $C_{LOAD} = 30 \text{ pF}$ with $V_{CCIO} = 3.3 \text{ V}$ • $C_{LOAD} = 30 \text{ pF}$ with $V_{CCIO} = 5.0 \text{ V}$			2.7 3.0	μs	(50)		
t <sub>R_START8/FLAG4</sub>	Digital pins output rise time (START8, FLAG4) • CLOAD = 30 pF, 10%-90% of out voltage	60	_	200	ns	(50)		
t <sub>F_START8/FLAG4</sub>	Digital pins output fall time (START8, FLAG4) • CLOAD = 30 pF, 90%-10% of out voltage	60	_	200	ns	(50)		
t <sub>D_START8/FLAG4</sub>	Digital pins output delay (START8, FLAG4) • CLOAD = 30 pF, 10% of out voltage	5.0	_	20	ns	(50)		
C <sub>PIN_XXX</sub>	Digital pins equivalent pin capacitance (IRQB, STARTx, FLAGx, DBG)		_	10	pF	(50)		
C <sub>PIN_MISO</sub>	Digital pin equivalent pin capacitance (MISO)	_	_	10	pF	(50)		
C <sub>PIN_MOSI</sub>	Digital pin equivalent pin capacitance (MOSI)	_	—	10	pF	(50)		
Pull-up/down resis	stors		1	1	1			
R <sub>W_PU/PD</sub>	Weak pull-up/down resistor	200	480	800	kΩ			
R <sub>PU/PD</sub>	Pull-up/down resistor	50	120	200	kΩ			

Notes

Guaranteed by design. 50.

## 5.13 Serial peripheral interface electrical characteristics



Figure 5. SPI timing

#### Table 18. SPI electrical characteristics

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic Min.		Тур.	Max.	Unit	Notes			
SPI									
f <sub>SCLK</sub>	SCLK pin input frequency - (1)	—	—	12.5	MHz	(51)			
t <sub>CSBF_SCLKR</sub>	CSB fall to first SCLK rise - (2)	1/f <sub>SCLK</sub>	_	—	ns	(51)			
t <sub>SCLKF_CSBR</sub>	Last SCLK fall to CSB rise - (3)	1/f <sub>SCLK</sub>	_	—	ns	(51)			
t <sub>MISO_VAL</sub>	MISO valid time - (4)	_	_	10 + t <sub>R_MISO</sub>	ns	(51)			
t <sub>MOSI_SET</sub>	MOSI setup time - (5)	10	_	_	ns	(51)			
t <sub>MOSI_HOLD</sub>	MOSI hold time - (6)	12.5	_	—	ns	(51)			
t <sub>CSBR_MISOT</sub>	CSB rise to MISO tri-state - (7)	_	_	15	ns	(51)			
t <sub>SCLKF_CSBF</sub>	SCLK fall (other device) to CSB fall - (8)	13	_	_	ns	(51)			
t <sub>CSBR_CLKR</sub>	CSB rise to SCLK rise (other device) - (9)	15	_	—	ns	(51)			
t <sub>SPI_RESETB_t0</sub>	SPI setup time after first RESETB rising edge	100	_	_	μs	(51)			
t <sub>SPI_RESETB</sub>	SPI setup time after each following RESETB rising edge	30	_	—	μs	(51)			

Notes

51. See Figure 5

#### Table 18. SPI electrical characteristics

Characteristics noted under conditions -40  $^{\circ}C < T_A < +125 ^{\circ}C$ , referenced to ground, unless otherwise noted. Typical values noted reflect the approximate parameter means at  $T_A = 25 ^{\circ}C$  under nominal conditions, unless otherwise noted.

Symbol	Characteristic Min. Typ.				Unit	Notes
SPI MISO driver v	vith VCCIO = 3.3 V		1	1	1	
t <sub>R_MISO_S3.3</sub>	MISO rise time slow setting: • CL = 30 pF • CL = 75 pF • CL = 150 pF	10 20 40		30 50 90	ns	
t <sub>F_MISO_S3.3</sub>	MISO fall time slow setting: • CL = 30 pF • CL = 75 pF • CL = 150 pF	10 20 40	_ _ _	30 50 90	ns	
<sup>t</sup> R_MISO_F3.3	MISO rise time fast setting: • CL = 30 pF • CL = 75 pF • CL = 150 pF	1.5 2.7 4.4	_ _ _	13.4 17.1 23.9	ns	
t <sub>F_MISO_F3.3</sub>	MISO fall time fast setting: • CL = 30 pF • CL = 75 pF • CL = 150 pF	1.5 2.7 4.4	_ _ _	13.4 17.1 23.9	ns	
SPI MISO driver v	vith VCCIO = 5.0 V					
t <sub>R_MISO_S5.0</sub>	MISO rise time slow setting: • CL = 30 pF • CL = 75 pF • CL = 150 pF	9.0 20 35		25 47 77	ns	
t <sub>F_MISO_S5.0</sub>	MISO fall time slow setting: • CL = 30 pF • CL = 75 pF • CL = 150 pF	9.0 20 35	_ _ _	25 47 77	ns	
<sup>t</sup> R_MISO_F5.0	MISO rise time fast setting: • CL = 30 pF • CL = 75 pF • CL = 150 pF	1.1 2.1 3.6		9.6 12.5 17.8	ns	
<sup>t</sup> F_MISO_F5.0	MISO fall time fast setting: • CL = 30 pF • CL = 75 pF • CL = 150 pF	1.1 2.1 3.6		9.6 12.5 17.8	ns	

# 6 Functional block description

### 6.1 **Power supplies**

### 6.1.1 VCC5

The PT2000 works with an external supply voltage of 5.0 V connected to the VCC5 pin. This voltage is used for the VCC2P5 regulator, the load biasing, and to supply the analog blocks. The VCC5 overvoltage monitor is used to disconnect the device from the VCC5 supply in any overvoltage condition at this pin. This is done to guarantee 36 V robustness of the VCC5 pin.

The VCC5 undervoltage monitor is used to disable all the pre-drivers, as long as the supply voltage at the VCC5 pin is not high enough to guarantee full functionality of the analog modules of the device. An interrupt request (in case it is enabled) is issued to the microcontroller as soon as uv\_vcc5 is asserted.

### 6.1.2 VCCIO

The interfaces toward the ECU microcontroller uses the VCCIO voltage for the output drivers and receives the same levels on its inputs. The voltage level of the I/O pins interfacing the device with the microcontroller (STARTx, FLAGx, RESETB, DBG, SPI pins, CLK, IRQB, DRVEN, and OA\_x, when used as digital I/O) can be selected between 3.3 V and 5.0 V by supplying the device with the desired voltage at the VCCIO pin. This does not change the possible output voltage range of the analog outputs OA\_x when used as analog outputs because they are supplied by VCC5

Note that the DRVEN and RESETB input pins can operate with an input level of 5.0 V, even when VCCIO is 3.3 V.

### 6.1.3 VCC2P5 regulator

An integrated voltage regulator, fed by the VCC5 supply pin, provides 2.5 V to supply the logic core of the device. An external buffer capacitor (1.0 µF recommended) needs to be connected at the VCC2P5 pin. The regulator, as well as the buffer capacitor, is referenced to digital ground (DGND pin).

If the VCC2P5 voltage is below the undervoltage threshold (VPORESETB- for a minimum duration of t<sub>PORESETB</sub>), the power on reset signal (VCC2P5) is asserted to the logic core after a delay of t<sub>D PORESETB</sub> and resets the logic core and all device internal modules.



Figure 6. PORESETB

### 6.1.4 VCCP regulator

### 6.1.4.1 Internal V<sub>CCP</sub> (vccp\_ext\_en='0')

The voltage source at the VBATT input pin provides power for the  $V_{CCP}$  regulator. This integrated linear regulator provides typically 7.0 V at the VCCP pin, to supply the pre-driver section of the device. The regulator uses low drop out features to extend the system's operating range when  $V_{BATT}$  temporarily falls below its normal operating range, for example during engine crank conditions. This avoids problems caused by insufficient gate voltage, such as slow MOSFET switching and increased on-state losses. A capacitor (4.7  $\mu$ F recommended) is required at the VCCP pin to provide the high peak currents required when charging a MOSFET gate.

At low  $V_{CC5}$ , the regulator may be active, but with an increased dropout voltage. The low dropout mode of the regulator is active only when the voltage at VCC5 is above the  $V_{CC5}$  undervoltage threshold  $V_{UVVCC5+}$ .

If  $V_{CC5}$  is not present or low, POResetB is active and disables the  $V_{CCP}$  regulator.

V<sub>CCP</sub> during bootstrap initialization:

- If the DBG pin is not used as a digital I/O, the DBG pin logic level is '1' during reset due to the device internal weak pull-up resistor. As result, the internal VCCP regulator is switched on during the HS pre-driver bootstrap initialization phase. (refer to See Power-up sequence VCCP and bootstrap capacitors on page <u>58</u>).
- If the DBG pin is used as a digital I/O. This means the DBG pin logic level is undefined during reset and may be '0'. As result, the internal VCCP regulator's On status during HS pre-driver bootstrap init phase can only be guaranteed if vccp\_ext\_en is set to '0'. The bit has to be configured as soon as possible during device init, to start the pre-charging of the bootstrap capacitors soon enough (refer to Table 148, Driver\_config\_Part 2 (1A6h)).

Note that this regulator also needs a charge pump voltage coming from the VBOOST pin. Due to this, the  $V_{CCP}$  regulator is not functional when the voltage on the VBOOST pin is below 4.7 V.

### 6.1.4.2 External V<sub>CCP</sub> (vccp\_ext\_en='1')

The VCCP can also be powered by an external voltage source connected to the VCCP pin. The internal  $V_{CCP}$  regulator is sized for 12 V system operation, including the ISO voltage transients specified for those systems. But for 24 V system operation, the internal  $V_{CCP}$  linear regulator dissipates too much power. In this case, the internal  $V_{CCP}$  regulator should be switched off by setting the vccp\_ext\_en bit of the driver\_config\_part2 register (1A6h) to '1' and an external regulator needs to be used.

VCCP during initialization VCCP:

- If is not possible to turn on the internal V<sub>CCP</sub> regulator for a limited time in parallel to the external voltage source, the DBG pin has to be tied to logic level '0' and the SPI configuration bit has to stay at '1', to strictly avoid the internal regulator to be switched on at any time. The logic level of the DBG pin should be forced by a pull-down resistor towards GND.
- 2. On the other hand, if it is possible to switch on the internal regulator for some limited time in parallel with the external voltage supply without destroying it, no special measures have to be taken during startup. After bootstrap initialization, the vccp\_ext\_en bit has to be set to '1' (refer to Table 148, Driver\_config\_Part 2 (1A6h)).

### 6.1.4.3 V<sub>CCP</sub> undervoltage

V<sub>CCP</sub> voltage is internally monitored by a voltage comparator to detect if it is in the operating range. In case of an undervoltage when falling below the lower threshold, the gate driver outputs are switched off by the digital core.

This prevents possible malfunctions and/or failures: in case of an undervoltage, operations are stopped before any malfunction, due to insufficient gate driver supply voltage. Moreover, in case of a battery voltage disconnection, all MOSFETs are switched off (and therefore inductive loads are disconnected) before the electrolytic capacitors on the  $V_{BATT}$  line are completely discharged. This prevents any negative voltage on the  $V_{BATT}$  line, which may cause failures on the VBATT, VCCP, D\_HSx and B\_HSx pins due to exceeding its maximum ratings.

### 6.1.5 Battery voltage monitor

The device includes a battery voltage measurement block which measures the voltage at the VBATT pin with a DAC and comparator running in ADC mode. Figure 7 shows the structure of the analog part of the block. The battery voltage is divided with a voltage divider by 16. The battery voltage can be measured in the range of 5.0 V to 36 V with a resolution of 6 bits. The digital core permanently performs the battery voltage measurements. The result is available both via a SPI register and the internal microcore memory map.



Figure 7. Battery voltage monitoring

The battery voltage threshold can be calculated using the following formula. Table 19 shows some example values.  $V_{BAT} = (DAC_VALUE * 39.06 \text{ mV}) * 16$ 

DAC value		DAC output voltage/mV	V <sub>BAT</sub> upper threshold				
HEX	DEC		Min./V	Typ./V	Max./V		
08	8	313		5.0			
16	22	859.4		13.75			
39	57	2226.6		35.63			

Table 19. V<sub>BAT</sub> voltage DAC values

## 6.1.6 Boost voltage monitor

The boost voltage monitor implements the voltage regulation of the DC/DC converter without external components. The boost voltage monitor contains:

- A high accuracy internal voltage divider dividing the voltage at the VBOOST pin to a smaller level V<sub>BOOST DIV</sub>
- A programmable DAC (8 bits) either by the SPI (refer to Table 113. Boost\_dac (17Fh)) or by microcode creating a reference voltage
- A comparator comparing the reference voltage with the  $V_{\text{BOOST\_DIV}}$


Figure 8. Boost voltage monitor block diagram

When boost voltage is required to drive injectors, the boost voltage monitor use a voltage comparator with a very accurate DAC threshold, whether the  $V_{BOOST}$  boost voltage exceeds the desired target value. All high-side pre-drivers are disabled when the voltage at the VBOOST pin is less than its undervoltage lockout threshold, which is around 4.7 V.

In applications without boost voltage, the battery voltage is connected to the VBOOST pin to supply the internal charge pump. In such applications, the boost voltage monitor can be used to detect an undervoltage at the VBOOST pin (vboost\_mon\_en = 0). This means the VBOOST pin is used to detect battery undervoltage.

### 6.1.6.1 Application with V<sub>BOOST</sub> voltage

The boost voltage threshold can be calculated using the following formula. Table 20 shows some example values.

• V<sub>BOOST</sub> = (DAC\_VALUE \* 312.5 mV)

Due to the compensation, concept values below 08h should not be used. Values higher than E1h must not be used, because this results in a boost voltage higher than 72 V which destroys the device. The real maximum value for the boost set point threshold in the application is even lower due to dynamic effects like voltage drop in the boost capacitor. It is not recommendable to use a DAC value above D0h (65 V).

DAC value		DAC output voltage/mV	V <sub>BOOST</sub> upper threshold			
HEX	BIN		Min./V	Typ./V	Max./V	
08	8	78	2.45	2.50	2.55	
9A	154	1504	47.16	48.13	49.09	
B0	176	1719	53.90	55.00	56.10	
D0	208	2031	63.70	65.00	66.30	
E1	225	2197	68.91	70.31	71.72	

#### Table 20. Boost voltage DAC values

#### PT2000

### 6.1.6.2 Application without boost voltage

For this purpose, it is possible to change the internal voltage divider ratio from 1/32 to 1/4 by setting the signal boost\_mon\_en high. To detect undervoltage and use the signal uv\_vboost to disable the pre-drivers, the uv\_vboost bit needs to be set to "1" (refer to Table 162, driver\_status (1B2h)). The uv\_vboost signal goes high as soon as the voltage at the VBOOST pin is below the threshold, if the V<sub>BOOST</sub> UV monitor is enabled (Vboost\_disable\_en = 1).

The same digital filter used for the  $V_{BOOST}$  voltage measurement is also used for the  $V_{BOOST}$  UV monitoring mode. The DAC set point value in this mode has to be chosen to fulfill two requirements:

- The pre-drivers must not be disabled at a battery voltage above 5.0 V
- · The device internal charge pump only works properly down to a battery voltage of 4.7 V

The V<sub>BOOST</sub> UV threshold can be calculated using the following formula.

• V<sub>BOOST</sub> = (DAC\_VALUE \* 39.1 mV)

### 6.1.7 Charge pump

The PT2000 provides one charge pump with independent outputs for each of the seven high-side drivers. The independent outputs allow complete flexibility of the topology used, meaning all high-sides can drive MOSFETs with the drain connected to  $V_{BOOST}$  or  $V_{BAT}$ . But there is a limitation on the diagnostics only HS2, 4, and 6 can use the  $V_{BOOST}$  for monitoring (for example,  $V_{BAT}$  or  $V_{BOOST}$ ).

In most operating topologies and conditions, the bootstrap is the primary source of charge for the bootstrap capacitor, and the charge pump sustains the voltage at each bootstrap capacitor when it is not being charged by low-side switching.

This charge pump allows 100% duty cycle operation of the high-side MOSFETs while the bootstrap circuitry is not operating (VS\_HSx voltage never goes significantly below the  $V_{CCP}$  voltage). In this condition, the charge pump provides current maintaining each bootstrap capacitor charged via independent current sources, to guarantee a minimum  $V_{GS}$  voltage.

The charge pump, supplied by VBOOST, creates gate drive voltages of about 8.0 V greater than the voltage at VBOOST. However, their current capacity is sufficient only for low frequency switching. The charge pump is not running as long as the POResetB reset signal is active.

The internal CP can be used to charge the bootstrap capacitors during init with a guaranteed current of 20  $\mu$ A per HS pre-driver. This current is only available if there is no leakage current from B\_HSx pin. Any possible leakage current has to be subtracted from this available charge current (See Using the charge pump to charge bootstrap capacitors on page <u>59</u>).

## 6.2 Clock subsystem

The digital logic is supplied by a clock (cksys) generated by the PLL from the 1.0 MHz clock forced externally on CLK pin. Two internal clocks are derived from the PLL:

- the main logic clock cksys
- the code RAM clock cksys\_cram inverted in respect to cksys
- the Data RAM clock cksys\_dram inverted in respect to cksys

If an unsuitable signal is applied on the CLK pin, the device automatically switches to the internal backup clock. The PLL output frequency can be modulated for EMC purposes. Modulation activation is enabled by default, but can be disabled by the SPI. Refer to Table 151 PLL\_Config (1A7h).

## 6.3 High-side pre-driver

The PT2000 provides seven independent high-side pre-drivers designed to drive the gate of external high-side configuration N-channel logic level MOSFETs. These pre-drivers are dedicated to load driving like injectors or solenoids, and integrate diagnostics features.

Internal to the device is a gate to source pull-down resistor holding the external MOSFETs in the off state while the device is in a power on reset state (RSTB low). The external FET can be connected to either VBATT or a higher voltage VBOOST, limitation in the diagnostics is described in the next chapter, only HS2, 4, and 6 can use  $V_{BOOST}$  voltage for diagnostics.

The high-side pre-drivers are supplied by an external bootstrap capacitor connected between the S\_HSX and B\_HSX pins. The driver slew rate can be selected individually for each of the seven drivers, among a set of four value pairs by the SPI registers (refer to Table 99, Hs\_slewrate (171h)).



Figure 9. High-side pre-driver block diagram

The high-side pre-driver is intended to drive the gate of an external logic level MOSFET in a high-side configuration. The logic command, hsx\_command, to switch the external MOSFET, is provided by the microcores. This command is generated for taking into account the following signals:

- Logic command coming from channel logic (hsx\_in)
- · VCCP undervoltage signals (uv\_vccp) from VCCP UV monitor: in case of an undervoltage, the external MOSFET is switched off
- VCC5 undervoltage signals (uv vcc5) from VCC5 UV monitor: in case of an undervoltage, the external MOSFET is switched off
- VBOOST undervoltage signals (uv\_vboost) from boost voltage monitor: in case of an undervoltage, the external MOSFET is switched off if this feature is enabled (refer to Table 162, driver status (1B2h)
- Signal cksys\_drven coming from the clock monitoring: in case of a missing clock (PLL not locked), the external MOSFET is switched off. This function is disabled by default and can be enabled by setting the cksys\_missing\_disable\_driver bit high (refer to Table 152, backup\_clock\_status (1A8h))
- At the high-side pre-driver block signal, DrvEn is added to the control signal for the driver. As long as the DrvEn signal is negated (low), the high-side pre-driver is switched off. The high-side pre-driver 5 and 7 include a feature to override the switch off path via the DrvEn signal. As long as the signal hsx\_en\_ovr is high (only for HS5 and HS7), the pre-driver is not influenced by DrvEn. (refer to Table 178, HSx\_output\_config (1DA, 1DDh, 1E0h, 1E3h, 1E6h, 1E9h))

The truth table describing the status of hsx\_command signal is given in Figure 21.

DRV_EN	hs5/7_en_ovr	uv_vccp	uv_vcc5	uv_vboost	cksys_drven	hsx_in	hsx_command	Driver status
0	-	-	-	-	-	-	0	off
-	-	1	-	-	-	-	0	off
-	-	-	1	-	-	-	0	off
-	-	-	-	1	-	-	0	off
-	-	-	-	-	0	-	0	off
-	-	-	-	-	-	0	0	off
0	1	0	0	0	1	1	1	on (hs5/7) / off (other hsx)
1	-	0	0	0	1	1	1	on

#### Table 21. High-side pre-driver truth table

The pre-driver G\_HSx output is set according to hsx\_command:

- When the hsx\_command is high, the G\_HSx pin is driven high (pull-up to B\_HSx voltage);
- When the hsx\_command is low, the G\_HSx pin is driven low (pull-down to S\_HSx voltage).

#### 6.3.1 High-side pre-driver slew rate control

The driver strength can be selected individually for each of the drivers among a set of values by the SPI registers. There are four selectable driver strengths. The strength for the rising and falling edge can be chosen individually for each driver. Changing the rising edge affects the falling edge such as to retain the same absolute slew rate. The given value of voltage slew rate is only an indication and is dependent on the used MOSFET and the additional gate circuit (refer to Slew rate high-side and low-side selection register).

hsx_slewrate(1:0)	Slew-rate/ V/µS	R <sub>DS(ON)_</sub> PMOS (switching on)/Ω	R <sub>DS(ON)_NMOS</sub> (switching off)/Ω
00	300	14.6	5.9
01	50	85	35
10	25	169	69
11	12.5	337	138

Table 22. Slew rate settings for HS pre-drivers

### 6.3.2 Safe state of high-side pre-driver

When reset (RSTB) is asserted or DRV\_EN is negated, the G\_HSx output is immediately forced to a low level, thus switching off the external MOSFET, to guarantee a safe condition while the device is not operating. In addition to this, an integrated pull-down resistor  $R_{PD}$  HSX between G\_HSx and S\_HSx of about 1.0 M $\Omega$  keeps the external MOSFET in the off state even when the bootstrap voltage is low.

### 6.3.3 High-side pre-drivers in low-side configuration

All high-side pre-drivers can be used as low-side pre-drivers. In this configuration, an external bootstrap capacitor is still required because  $B_{HSx}$  can't be connected to VCCP directly. The drain contact of this high-side pre-driver is still connected to  $V_{BOOST}$  or  $V_{BATT}$  internally, so the  $V_{DS}$  monitoring for this low-side MOSFET is not functional.



Figure 10. High-side pre-driver in low-side configuration

## 6.4 High-side VDS and VSRC monitor

The PT2000 monitors VDS and VSRC for diagnostic purposes across each high-side to detect any fault occurring on the external MOSFET. The drain and source voltages of the connected MOSFETs are needed for  $V_{DS}$  monitoring. To save pins, the high-side  $V_{DS}$  monitors have no dedicated drain pins, and the drain voltage of the MOSFETs is available via pins VBATT, for the MOSFETs connected to battery voltage (HS1, HS3, HS5, HS7) and  $V_{BOOST \text{ or }} V_{BATT}$  for the MOSFETs connected to boost or battery voltage (HS2, HS4, and HS6).

### 6.4.1 HS1, 3, 5, 7 V<sub>DS</sub> monitoring



Figure 11. High-side 1, 3, 5, and 7 V<sub>DS</sub> VSRC and LS1-6 V<sub>DS</sub> monitoring

Four high-side  $V_{DS}$  monitors for high-side pre-drivers 1, 3, 5, and 7 are composed of two comparators with programmable thresholds, the first one sensing the voltage between  $V_{BATT}$  and the source pin S\_HSx and the second one sensing the voltage between the source pin S\_HSx and PGND (voltage across the free-wheeling element, either a diode or a MOSFET). A simplified schematic of the high-side  $V_{DS}$  monitors of HS pre-driver 1, 3, 5, and 7 is shown in Figure 11.

V<sub>DS</sub> and V<sub>SRC</sub> threshold are selectable by the SPI using registers vds\_threshold\_hs and vsrc\_thresholds\_hs (refer to VDS and VSRC threshold selection). Selectable values are shown in Table 23.

## 6.4.2 HS2, 4, 6 V<sub>DS</sub> monitoring



Figure 12. V<sub>DS</sub> monitors and load biasing HS2, 4, and 6

The three high-side VDS monitors of pre-drivers 2, 4, and 6 are composed of three comparators with programmable thresholds, the first one sensing the voltage between  $V_{BOOST}$  and the source pin S\_HSx ( $V_{DS}$  of the high-side MOSFET used as the boost MOSFET) and the second one sensing the voltage between  $V_{BATT}$  and the source pin S\_HSx ( $V_{DS}$  of the high-side MOSFET used for battery MOSFET and voltage information for voltage based diagnostics when the MOSFET is in boost configuration) and the third one sensing the voltage between the source pin S\_HSx and PGND (voltage across the free-wheeling element, either a diode or a MOSFET). A simplified schematic of the high-side  $V_{DS}$  monitors of HS pre-driver 2, 4, and 6 is shown in Figure 12.

The selection between "VBATT" or VBOOST is done with the microcode command slfbk (reference Programming Guide and Instruction Set).  $V_{DS}$  and  $V_{SRC}$  threshold are selectable by the SPI using registers vds\_threshold\_hs and vsrc\_thresholds\_hs (refer to VDS and VSRC threshold selection). Selectable values are shown in Table 23.

hsx_vds/src_threshold(3:0)	Threshold voltage HS VDS / HS VSRC
0000	0.00
1001	0.10
1010	0.20
1011	0.30
1100	0.40
0001	0.50
0010	1.0
0011	1.5

#### PT2000

hsx_vds/src_threshold(3:0)	Threshold voltage HS VDS / HS VSRC
0100	2.0
0101	2.5
0110	3.0
0111	3.5

Table 23. V<sub>DS</sub> monitor threshold selection (continued)

The high-side  $V_{DS}$  comparator compares  $V_{DS}$  of the high-side MOSFET, acquired through VBOOST, VBATT, and the S\_HSx pins, with the selected threshold. In actual implementation, the selected threshold voltage is subtracted to the  $V_{BOOST}$  or  $V_{BATT}$  voltage and compared to the S\_HSx voltage.

The high-side V<sub>SRC</sub> comparator compares the voltage across the freewheeling element, acquired through the S\_HSx pins and PGND, with the selected threshold. In actual implementation, the selected threshold voltage is added to PGND voltage and compared to the S\_HSx voltage.

## 6.5 Low-side pre-driver (LS1-6)

There are six general purpose low-side pre-drivers and all drive external N-Channel logic level type power MOSFETs used in low-side configurations.



Figure 13. Low-side pre-driver block diagram

Internal to the device, a gate to source pull-down resistor RPD\_LSX holds the external MOSFETs in the off state, while the device is in a power on reset state (RSTB low).

The low-side pre-drivers are supplied by  $V_{CCP}$  voltage. The low-side pre-driver is intended to drive the gate of an external logic level MOSFET in low-side configuration. The logic command lsx\_command, to switch the external MOSFET, is provided by the digital block. This command is generated, taking into account the following signals:

- · Logic command coming from channel logic (lsx\_in).
- V<sub>CCP</sub> undervoltage signals (uv\_vccp) from the VCCP UV monitor: In case of an undervoltage, the external MOSFET is switched off.
- V<sub>CC5</sub> undervoltage signals (uv\_vcc5) from VCC5 UV monitor: In case of an undervoltage the external MOSFET is switched off.

- Signal cksys\_drven coming from the clock monitoring: In case of a missing clock (PLL not locked), the external MOSFET is switched off. This function is disabled by default and can be enabled by setting the cksys\_missing\_disable\_driver bit high (refer to Table 152, backup\_clock\_status (1A8h)).
- For safety purpose DRV\_EN is added to the control signal for the driver. As long as DRV\_EN signal is negated (low) the low-side pre-driver is switched off. The low-side pre-driver 6 includes a feature to override the switch off path via the DRV\_EN signal (refer to Table 174, LSx\_output\_config (1C2h, 1C5h, 1C8h, 1CBh, 1CEh, 1D1h)).

The truth table describing the status of lsx\_command signal is given in Table 24.

DRV_EN	ls6_en_ovr	uv_vccp	uv_vcc5	cksys_drven	lsx_in	lsx_command	Driver Status
0	-	-	-	-	-	0	off
-	-	1	-	-	-	0	off
-	-	-	1	-	-	0	off
-	-	-	-	0	-	0	off
-	-	-	-	-	0	0	off
-	1	0	0	1	1	1	on
1	-	0	0	1	1	1	on

#### Table 24. Low-side pre-driver truth table

The pre-driver G\_LSx output is set according to lsx\_command:

- When lsx\_cmd is high, the G\_LSx pin is driven high (pull-up to V<sub>CCP</sub> voltage)
- When lsx\_cmd is low, the G\_LSx pin is driven low (pull-down to PGND voltage)

### 6.5.1 Low-side pre-driver slew rate control

All low-side pre-drivers feature a programmable slew-rate control. The settings can be changed independently for each pre-driver by the signals lsx\_slewrate(1:0) coming from the digital core. The given value of voltage slew-rate is only an indication and is dependent on the used MOSFET and the additional gate circuit.(refer to Slew rate high-side and low-side selection register).

Table 25.	Slew rate settings for LS pre-drivers 1-6	
-----------	---	--

lsx_slewrate(1:0)	Slew-rate/ V/µS	R <sub>DS(ON)_PMOS</sub> (switching on)/Ω	R <sub>DS(ON)_NMOS</sub> (switching off)/Ω
00	300	14.6	5.9
01	50	84	35
10	25	170	69
11	12.5	337	138

### 6.5.2 LS1 - LS6 V<sub>DS</sub> monitor



Figure 14.  $V_{\text{DS}}$  monitoring LS1 to LS6

For  $V_{DS}$  monitoring of the external low-side MOSFET, a comparator with programmable threshold is provided, sensing the voltage between the drain pin D\_LSx and PGND ( $V_{DS}$  of the low-side MOSFET). If a sense resistor is connected between the low-side MOSFET and ground, the voltage drop on the resistor is included in the measurement.  $V_{DS}$  threshold are selectable by the SPI using vds\_threshold\_ls\_registers (refer to Table 96,\_Vds\_threshold\_ls\_Part 1 (16Fh)) and Table 97,\_Vds\_threshold\_ls\_Part 2 (170h)). Selectable values are shown in Table 26.

lsx_vds _threshold(3:0)	Threshold Voltage LS V <sub>DS</sub>
0000	0.00
1001	0.10
1010	0.20
1011	0.30
1100	0.40
0001	0.50
0010	1.0
0011	1.5
0100	2.0
0101	2.5
0110	3.0
0111	3.5

#### Table 26. Low-side V<sub>DS</sub> monitor threshold selection

## 6.6 Low-side pre-driver for DC/DC converter (LS7 and LS8)

There are two low-side pre-drivers (LS7-8) targeted for DC/DC converter applications. All are to drive external N-channel logic level type power MOSFETs used in low-side configurations. If no DC/DC is required, they can be used as general purpose low-side.



Figure 15. Low-side pre-driver for DC/DC converter (LS7 and LS8)

Internal to the device, a gate to source pull-down resistor  $R_{PD\_LSX}$  holds the external MOSFETs in the off state, while the device is in a power on reset state (RSTB low). The low-side pre-drivers are supplied by  $V_{CCP}$  voltage.

The low-side pre-driver is intended to drive the gate of an external logic level MOSFET in low-side configuration. The logic command lsx\_command, to switch the external MOSFET, is provided by the digital block. This command is generated, taking into account the following signals:

- Logic command coming from channel logic (ls7/8\_in).
- V<sub>CCP</sub> undervoltage signals (uv\_vccp) from VCCP UV monitor: in case of undervoltage, the external MOSFET is switched off.
- V<sub>CC5</sub> undervoltage signals (uv\_vcc5) from VCC5 UV monitor: in case of undervoltage, the external MOSFET is switched off.
- Signal cksys\_drven coming from the clock monitoring: in case of a missing clock (PLL not locked), the external MOSFET is switched off. This function is disabled by default and can be enabled by setting the cksys\_missing\_disable\_driver bit high (refer to Table 152, backup\_clock\_status (1A8h)).
- For safety purpose DRV\_EN is added to the control signal for the driver. As long as DRV\_EN signal is negated (low) the low-side pre-driver is switched off. The low-side pre-driver for the DC/DC converter includes a feature to override the switch off path via signal DrvEn. As long as the signals Is7/8\_en\_ovr are high, the pre-driver is not influenced by DrvEn (refer to Table 175, LS7\_output\_config (1D4h) & LS8\_output\_config (1D7h)).

The pre-driver is capable of PWM operation up to 400 kHz according to the following table.

1

PWM Frequency / kHz	Gate Charge / nC
400	60
300	75
240	100

A maximum duty cycle of 100% is allowed during PWM operations.

#### PT2000

### 6.6.1 Low-side pre-driver slew rate control (LS7 and LS8)

The driver strength can be selected among a set of four values by the SPI registers. The strength for the rising and falling edge can be chosen independently by means of the bits slew rate\_ls7/8\_rising(1:0) and slew rate\_ls7/8\_falling(1:0) (refer to Table 101, Ls\_slewrate\_Part 2 (173h))

The slew rate is determined by the PMOS and NMOS  $R_{DS(on)}$  of the push/pull driver circuitry. The typical gate slew rate values are defined in Table 28 and Table 29. These values are given as reference and are impacted by the external circuitry.

LS7/8_slewrate_p(1:0)	Slew-rate/ V/µS	RDSON_PMOS (switching on)/ $\Omega$
00	1500	5.0
01	300	14.6
10	50	85
11	25	170

Table 28. Slew rate settings for LS pre-drivers 7/8 PMOS

Table 29.	Slew rate	settings	for LS	pre-drivers	7/8 NMOS
-----------	-----------	----------	--------	-------------	----------

LS7/8_slewrate_n(1:0)	Slew-rate/ V/µS	RDSON_PMOS (switching on)/ $\Omega$
00	1500	1.1
01	300	5.9
10	50	35
11	25	69

## 6.6.2 Low-side V<sub>DS</sub> monitor D\_Is7/D\_Is8 for DC/DC



Figure 16. Low-side 7 and 8 V<sub>DS</sub> monitor

Two comparators are implemented for the  $V_{DS}$  monitoring function of D\_LS7/8. One is used for normal  $V_{DS}$  monitoring (See LS1 - LS6 VDS monitor on page <u>46</u>), and the other is a high-speed comparator used for the DC/DC resonant converter application.

#### Normal V<sub>DS</sub> monitoring:

- Input impedance of D\_LSx has to be switched to low speed by setting I<sub>SX\_VDS\_HIGHSPEED\_EN</sub> to "0" via the SPI register bit (refer to Table 116, Vds7\_dcdc\_config (182h) & Vds8\_dcdc\_config (183h))
- I<sub>SX VDS FBK</sub> is used for diagnostics
- Clamp voltage = 3.5 V

#### Fast VDS monitoring (DC/DC resonant converter):

- Input impedance of D\_LSx has to be switched to high speed by setting I<sub>SX\_VDS\_HIGHSPEED\_EN</sub> to "1" via SPI register bit (refer to Table 116, Vds7\_dcdc\_config (182h) & Vds8\_dcdc\_config (183h))
- lsx\_vds\_dcdc is used for resonant detection
- + VDS Threshold needs to be set to 2.5 V

For more details on the DC/DC mode See DC/DC converter control (LS7/8) on page 61.

## 6.7 Current measurement

There are six total input pairs to measure currents with external shunt resistors in a four-wire configuration.

- Four general purpose blocks (#1, 2, 3, and 4).
- Two extended mode block for DC-DC converters (#5 and 6).

The shunt resistors are used in low-side configuration with one of the shunt terminals tied to ground for all the blocks. This means the PT2000 measures a differential voltage over the two input pins.

### 6.7.1 General purpose current measurement block

The actuator current flowing in an external sense resistor is measured to implement a closed loop current control. The current measurement block is comprised of a differential amplifier, sensing the voltage across the sense resistor, a voltage comparator, and an 8-bit current DAC.



Figure 17. General purpose current measurement block diagram

The differential amplifier gain is selectable among four different values by means of the opamapx\_gain (1:0) signal, to get the suitable signal amplification. The gain can be changed at runtime by the microcore using the stgn instruction (reference Programming Guide and Instruction Set). The differential amplifier also adds a constant offset to its output. Therefore, the output of the amplifier is always positive.

The desired actuator current level can be selected and changed at runtime by the microcore, setting the proper dacx\_Value (7:0) threshold value in the DAC. Each current measurement channel can be used in ADC mode. A track and hold circuit is implemented to keep the voltage at the comparator input stable during the ADC conversion.

#### PT2000

The differential amplifier output can be routed to an external pin (OA\_1, OA\_2, and OA\_3). In this configuration, the device output is usually connected to an ADC input of the MCU for safety and test purposes. The output multiplexer block contains an output amplifier with selectable gain by means of the oa\_gainy(1:0) signal, providing full swing output on OA\_y for A/D conversion, if used with 3.3 V or 5.0 V applications. The target for overall accuracy is about 3.7% at 75% DAC range (see Table 12). This includes the external resistor which is assumed to have a worst case error of 2.0%.

#### 6.7.1.1 Current sense amplifier

The current sense amplifier provides a voltage which can be monitored through the OA\_x pins. A 250 mV offset is added to monitor negative current, this way output of the amplifier is always positive. The amplifier is fully operational down to an output voltage of typically 100 mV. The current sense amplifier output voltage can be calculated using the following formula:

 $V_{DASENSE} = (V_{VSENSEPx} - V_{VSENSENx}) \times G_{DADIFF} + V_{DABIAS}$ 

V<sub>DABIAS</sub> is fixed value of 250 mV applied to the differential amplifier output.

The G<sub>DADIFF</sub> gain value is configurable at runtime (opampx\_gain(1:0)), this gain can be selected using the instruction stgn. The allowed differential mode input voltages depend on the chosen gain value.

#### 6.7.1.2 Current sense DAC

In order to select the proper threshold for current control, an 8-bit current DAC is implemented to provide a threshold to the voltage comparator (dac\_value (7:0)). The current threshold can be calculated using the following formula.

$$I = \frac{((DACVALUE \times V_{DACLSB}) - V_{DABIAS})}{G_{DADIFF} \cdot R_{SENSE}}$$

DAC\_VALUE is selected and changed at runtime by the digital microcore by means of the signal dacx\_value (7:0). A DAC\_VALUE below the hexadecimal value 0Ah, must be avoided, as the current sense differential amplifier does not operate with full performance at output voltages below 100 mV.

 $V_{DAC LSB}$  is the DAC resolution = 9.77 mV.

 $V_{DA\_BIAS}$  is the fixed voltage biasing applied to the differential amplifier output = 250 mV.  $G_{DA\_DIFF}$  is the gain value configurable at runtime by the SPI (opampx\_gain(1:0)). This gain can be selected using the instruction stgn.

R<sub>SENSEX</sub> is the external sense resistor of the current measurement channel x.

#### Table 30. Current sense DAC values with a 10 $\text{m}\Omega$ shunt

DAC	value	DAC output voltage / mV	Current threshold with 10 m $\Omega$ shunt/A			
HEX	BIN	DAC output voltage / Inv	Gain = 5.79	Gain = 8.68	Gain = 12.53	Gain = 19.25
0A	10	98	-2.63	-1.76	-1.22	-0.79
19	25	244	-0.10	-0.07	-0.05	-0.03
1A	26	254	0.07	0.05	0.03	0.02
1B	27	264	0.24	0.16	0.11	0.07
FF	255	2490	38.69	25.81	17.88	11.64

#### 6.7.1.3 Current measurement offset compensation

An analog offset compensation is done which compensates the input offset of the current measurement amplifiers one to six. The offset compensation is started and stopped from the digital microcores using the instruction stoc. The offset compensation must be started while there is no current flow in the shunt of the related measurement channel.

The compensation uses a small 6-bit DAC (5-bit plus sign) which injects a current at the input stage of the differential amplifier to compensate the input offset. The offset compensation is finished after a maximum time of  $31 \times 2.0 \ \mu s = 62 \ \mu s$ . This process is completely automatic and only the start and stop has to be handled by the microcore.

The offset compensation uses the "ck\_ofscmp" generated from the ck\_sys. The prescaler can be set using this register (refer to Table 146, Ck\_ofscmp\_Prescaler(1A4h)). Because the offset compensation minimum step time can be up to 2.0  $\mu$ s (refer to Table 13), it is mandatory to set the ck\_ofscmp to a maximum of 500 kHz.

Each new offset compensation is started based on the result of the previous offset compensation run for this current measurement channel. If the offset compensation is stopped from the digital microcore when the analog offset compensation is not finished, the procedure is aborted, maintaining the last compensation value reached when the procedure was interrupted. This strategy guarantees each offset compensation decreases the offset of the current measurement amplifier independent of it being finished.

Due to a temperature drift of the differential amplifier input offset, the offset compensation must be performed each time a huge change in device temperature is expected. If this is not possible, an increased residual offset due to the temperature drift has to be taken into account.



Figure 18. Offset compensation block diagram

## 6.7.2 Current measurement for DC/DC

The inputs of the 5th and 6th current sense need to support a very wide range of applications.

Typical applications use the 5th and 6th current sense e.g.

- · Just identical to the other current sense blocks or
- To control a DC/DC converter with a low-side current measurement and concurrently provide an overcurrent supervision at the booster capacitor

The two-point current control of a DC/DC converter results in challenging requirements on latency of the control loop. This means:

- The path from sense input to low-side driver output must achieve a very small delay
- There is no time to change the DAC setting after each switching event.



Figure 19. DC/DC current measurement (5 & 6) block diagram

Along with the number of concurrent thresholds to supervise, the key feature of the current measurement block for DC/DC is the ability to provide a short delay from the VSENSE inputs to the G\_LS7/8 output. For this application, the digital core contains a hardwired logic for a two-point current regulation using the cur5/6h\_fbk and cur5/6l\_fbk signals as inputs to directly control the LS7 or LS8 low-side driver. Using the negative comparator it is possible to detect boost overcurrent. During this time the low-side is Off and the current flows from the boost tank capacitor to the load. (See Negative current differential amplifier on page 53)

#### 6.7.2.1 Negative current differential amplifier

The key characteristic of the second differential amplifier is it works at negative differential input voltages and therefore has a negative gain. This is used to detect overcurrent when the low-side is Off.

#### Table 31. Boost overcurrent sense amplifier overall gain

Gain value	Normal differential mode input voltage	Full scale range current with 10 m $\Omega$ shunt	DAC resolution with 10 m $\Omega$ shunt
-2.0	-1047 mV0	-104.7 A	-7.81 A

The current threshold can be calculated using the following formula.

 $I = \frac{((DACVALUE \times V_{DACLSB}) - 250mV)}{G_{DADIFF} \cdot R_{SENSE}}$ 

DAC\_VALUE is selected and changed at runtime by the digital microcore by means of the signal dacx\_value (3:0).

 $V_{DAC LSB}$  is the DAC resolution = 156.25 mV.

V<sub>DA BIAS</sub> is the fixed voltage biasing applied to the differential amplifier output = 250 mV.

The Gain Value G<sub>DA DIFF</sub> is fixed to -2.0.

R<sub>SENSEX</sub> is the external sense resistor of the current measurement channel x.

#### 6.7.2.2 Current measurement offset compensation

The analog offset compensation for the differential amplifier 5 and 6 of channel 5 and 6 is done in the same way for channel 1 to 4. The DAC5/6L and the signal Cur5/6l\_fbk are used for the offset compensation. Since the accuracy is not actually critical to detect the overcurrent, the differential amplifier 5 and 6 negative do not have offset compensation (see Figure 19).

## 6.8 OA\_x output pins, multiplexer and T & H

### 6.8.1 General features

The output signals of the six current sensing amplifiers are available via three external pins OA\_1, OA\_2, and OA\_3 of the device (refer to Figure 20). With the OAGainx (1:0) and OAxG1 signal, it is possible to select between five different output gains. This feature is used to adapt the device to an ADC input range of 3.3 V or 5.0 V, and also to add the possibility of amplifying the output signal even higher for some special measurement functions. The maximum output voltage at the OA\_x pins of VCC5 always has to be taken into account. For the two higher gains of 3.0 and 5.33, the bias voltage of nominal 250 mV of the input signal is removed before amplifying the signal

and adding again to the amplified signal afterwards.

Oagainx(1:0)	OAxG1	Gain value	Output voltage
d.c.	1	1.0	V <sub>IN</sub> * Gain
00	0	1.33	V <sub>IN</sub> * Gain
01	0	2.0	V <sub>IN</sub> * Gain
10	0	3.0	(V <sub>IN</sub> – 250 mV) * Gain +250 mV
11	0	5.33	(V <sub>IN</sub> – 250 mV) * Gain +250 mV

#### Table 32. OA\_x amplifier gain selection and output voltage

The OA1/2/3 output pins includes the possibility of switching to hi-impedance mode to enable the direct connection of two of these output pins to one micro-controller ADC input. All OA\_x output multiplexers can also be switched to VCC2P5 as a third option. This is used to check the connection between the PT2000 and the microcontroller ADC on the ECU level.



Figure 20. OA\_x multiplexer

Table 33, Table 34, and Table 35 show the output configuration of the OA\_x multiplexers, control is done by register oa\_out\_config (See Analog output (OAx) configuration register on page <u>116</u>).

Table 33.	OA_1 multiplexer logic tabl	е
-----------	-----------------------------	---

OaSel1(2:0)	OaEN1	Signal at Output OA_1
000	1	OA_Cur 1 (Feedback of current measurement 1)
001	1	OA_Cur 3 (Feedback of current measurement 3)
010-100	1	Reserved
101	1	VCC2P5
110-111	1	Reserved
XXX	0	HiZ

Table 34. OA\_2 multiplexer truth table

OaSel2(2:0)	OaEN2	Signal at Output OA_2
000	1	OA_Cur 2 (Feedback of current measurement 2)
001	1	OA_Cur 4 (Feedback of current measurement 4)
010-100	1	Reserved
101	1	VCC2P5
110-111	1	Reserved
XXX	0	HiZ

Table 35. OA\_3 multiplexer truth table

OaSel3(2:0)	OaEN3	Signal at Output OA_3
000	1	OA_Cur 5 (Feedback of current measurement 5)
001	1	OA_Cur 6 (Feedback of current measurement 6)
010-100	1	Reserved
101	1	VCC2P5
110-111	1	Reserved
XXX	0	HiZ

The multiplexer must not be switched to a signal currently processing via another OAx analog output or an internal path. Switching the multiplexer can cause a glitch on the signal being processed.

## 6.8.2 OA\_2 Pin digital I/O function

#### 6.8.2.1 General requirements

The OA\_2 pin can also be used as a digital flag bus input or output flag (14). It can be selected by the SPI configuration of the PT2000 using the registers flags\_source and flags\_direction (refer to Table 138, Flag\_direction (1A1h)). The flag pin (14) has a higher rise/fall time of about 3.0  $\mu$ s, compared to the other external flag bus pins of the device. For the digital output functionality, the same output stage is used as with the analog function. As soon as the pin is configured as a digital input, the buffer is switched to hi-impedance. Table 36 shows how the enable signal is created.

	Table 36.	OA2 enable	truth table
--	-----------	------------	-------------

flags_source	flags_direction	opamp_pin_source (2) (reset=0)	OaEN2 (reset=0)	OA2 Buffer state	Description
0	d.c.	0	0	HiZ	OA2 pin is used as analog output, enable signal is low
0	d.c.	0	1	On	OA2 pin is used as analog output, enable signal is high
1	1	1	-	HiZ	OA2 pin is used as digital input
1	0	1	-	On	OA2 pin is used as digital output

#### 6.8.2.2 OA\_2 pin I/O voltage

The I/O voltage of the OA\_2 pins is not automatically set according to the V<sub>CCIO</sub> voltage supplied to the device. The OA\_2 output amplifier which is also used for the digital output function is supplied by V<sub>CC5</sub>. The digital input signal to the OA\_2 output amplifier is a V<sub>CC2P5</sub> based signal. The I/O voltage has to be selected by choosing the right gain of the OA\_2 output amplifier. Table 37 shows how to select the proper I/O voltage.

-		-
OaGain2(1:0)	Gain value	Used for
00 (reset value)	1.33	3.3 V I/O
01	2.0	5.0 V I/O
10	3.0	
11	5.33	

Table 37. OA\_2 amplifier gain selection (I/O voltage)

There is a weak pull-down resistor at the OA\_2 input/output. This resister is always present, regardless if the digital or analog functionality is selected.

### 6.8.3 OAx output offset and offset error

It is important to have a close look at the output offset of the OAx pins and the output voltage values corresponding to load current values. The current measurement amplifiers output signal has a fixed offset of 250 mV and also some variable offset of -28.6 mV to +36.4 mV for this path after analog offset compensation. This offset is independent of the current measurement amplifiers gain setting, but is amplified by the OAx amplifier gain. The OAx amplifier also adds some input offset of  $\pm 10...13.5$  mV to this calculation. So in sum there is a fixed offset of 250 mV and a variable offset at the input of the OAx amplifier.

For the two higher gains of 3.0 and 5.33, the bias voltage of nominal 250 mV of the input signal is removed before amplifying the signal and added again to the amplified signal afterwards. Table 38 gives some examples for load currents, gain settings, and corresponding output voltage ranges. Note that this calculation only takes into account the offset errors. There are also other errors which have to be considered in a full error calculation.

Table 38.	OAx in	put and	output	values
10010 001	<b>•</b> <i>i</i> <b>•</b> <i>i</i> <b>•</b>	pacana	output	lana oo

Load current at 10 m $\Omega$ shunt/A	Current measurement amplifier gain setting	OAx amplifier gain setting	OAx output voltage Min./mV	OAx output voltage Typ./mV	OAx output voltage Max./mV
0	8.68	1.33	276	333	399
25.8	8.68	1.33	3256	3312	3378
0	19.25	5.33	45	250	497
1	19.25	5.33	1071	1276	1523
2.5	19.25	5.33	2610	2815	3062

# 7 Functional device operation

## 7.1 Power-up/down sequence

During power-up, the voltage at the VBATT pin can be clearly higher than the voltage at the VBOOST pin. The functionality of the PT2000 within its functional limits and outside its functional limits (no destruction of connected devices) has to be guaranteed independently from the slope of the voltage ramp up of the supply voltages ( $V_{CC5}$ ,  $V_{CCIO}$ ,  $V_{BATT}$ ) and the starting value.

### 7.1.1 Power-up sequence of VCC5, VCC2P5, and reset

After the internal POResetB signal is deactivated, it takes a maximum time of  $t_{DIGIOREADY} = 100 \ \mu s$  until the digital outputs of the device are functional. CLK can be sent even before this  $t_{DIGIOREADY}$ , but it is not taken into account. Inside the logic core, POResetB is combined with the external reset signal ResetB (active low) and the SPIResetB signal coming from the SPI interface. As long as RSTB is asserted, the SPI module is inactive. After the first RESETB rising edge, it is required to wait  $t_{SPIREADY_{10}} = 100 \ \mu s$  to allow time for the fuses to load.

Note that the logic core is properly supplied at 2.5 V when 5.0 V is present at the VCC5 pin (thus allowing logic core operations and SPI communication with the microcontroller), even if no voltage is provided at the VBATT pin and by consequence no voltage is present on the VCCP pin.



Figure 21. Power-up diagram

### 7.1.2 Power-up sequence VCCP and bootstrap capacitors

#### 7.1.2.1 Bootstrap switch control

During initialization phase, the control of the boostrap switch needs to be carefully controlled. The following device configurations are affected.

- Hsx\_bs\_lowcurrent: the low-current limit (280 μA), which is set only during init independently for each HS pre-driver;
- Vsrc\_threshold: the V<sub>SRC</sub> thresholds of each HSx, which during init is set first to 0.5 V and after some time to 1.0 V. After init phase is finished the V<sub>SRC</sub> threshold returns to the value defined in the appropriate register (refer to Table 94, Vsrc\_threshold\_hs\_Part2 (16Eh)).
- Ls\_bias: all ls\_bias are set active for all LSx outputs during init phase of any HS pre-driver, and then go back to the configuration defined in the appropriate register (refer to register Table 126, Ls\_bias\_config (18Ch)) when all HS pre-drivers are out of the init phase.
- Hs\_bias: the hs\_bias is set inactive for the HSx outputs during init and then returns to the configuration defined in the appropriate register (refer to Table 125, Hs\_bias\_config (18Bh)).

During the init phase of the bootstrap capacitors, the vccp\_external\_enable signal is affected according to what is defined in Table 150, VCCP external enable setting. In particular, as long as at least one HS pre-driver is in bootstrap init mode, the vccp\_external\_enable setting is set to '0' (internal regulator active), if the value of the DBG pin sampled at reset (POResetB and ResetB) was '1'.

The charging of the bootstrap capacitors starts after reset is deactivated and as soon as the  $V_{CCP}$  voltage is ramped up. As soon as the  $V_{CCP}$  voltage is above the  $V_{CCP}$  undervoltage threshold, a global timer for all hs pre-drivers running on cksys with an end of count value of 36 ms is started. As soon as the timer reaches the end of count value, the Vsrc\_threshold is changed from 0.5 V to 1.0 V for all drivers still in init mode. At the same moment, the hsx\_src\_1V bit is set to '1' for all these drivers.

The bootstrap init for each HS pre-driver ends if one of the following conditions is met:

- The bs ready comparator shows the B\_HSx voltage is close to the V<sub>CCP</sub> voltage and at the same time the S\_HSx voltage is below 0.5 V or 1.0 V,
- The clamp is activated and at the same time the S\_HSx voltage is below 0.5 V or 1.0 V;
- An LS pre-driver connected to the same HS pre-driver is switched on and the corresponding hsx\_lsx\_act signal is set to '1';
- The connection between LS pre-drivers and HS pre-driver is disabled (hsx\_ls\_act\_dis signal = '1'); or
- The same HS pre-driver is switched on.

In applications where two HS pre-drivers are connected to the same node by their S\_HSx pin directly or via a diode, care must be taken. It is not allowed in these configurations to turn on the hs\_bias via the SPI register or the microcode command before all HS pre-drivers finished their bootstrap init. Otherwise an active hs\_bias from one pre-driver may block the init of the other. The init mode of each HS predriver can be quit by setting the corresponding "hsx\_ls\_act\_dis" bit to '1' (refer to Table 127, Bootstrap\_charged (18Dh)). This should be done for each HS pre-driver not used in an application.

#### 7.1.2.2 Using D\_LSx pull-down sources to charge bootstrap capacitors

After reset release and after the  $V_{CCP}$  voltage is above the UV\_VCCP threshold, the charging of the HS pre-driver's bootstrap capacitors via the D\_LSx pull-down sources starts automatically, as long as there is a current path from S\_HSx of the HS pre-driver to at least one D\_LSx pin or to GND. To make this possible, there is a requirement to switch the current limitation of the bootstrap path from about 95 mA to min. 280  $\mu$ A.

Table 39 shows how long it takes to charge a bootstrap capacitor to 7.0 V using the D\_LSx current sources and a bootstrap path current limitation of 280  $\mu$ A, plus the charge pump current of 20  $\mu$ A.

Bootstrap capacitor size (typ.)	Charge time (typ.)/ms
100 nF	2.3
330 nF	7.7
1.0 µF	23.3
2.2 µF	51.3

#### Table 39. Charge times bootstrap Cs using D\_LSx sources

#### 7.1.2.3 Using the charge pump to charge bootstrap capacitors

If there is no current path from S\_HSx pin to D\_LSx or GND, only the internal CP can be used to charge the bootstrap capacitors during init with a guaranteed current of 20  $\mu$ A per HS pre-driver. This current is only available if there is no leakage current from B\_HSx pin. Any possible leakage current has to be subtracted from this available charge current.

It is not necessary to turn on either the LS MOSFETs or the D\_LSx pull-down current sources to charge the bootstrap capacitors during the init phase, if there is at minimum the current loop via the body diode of the external high-side MOSFET present. In addition, there is some leakage current path from S\_HSx to PGND. The charge pump starts charging the bootstrap capacitors as soon as the device is supplied with  $V_{CC5}$  and a voltage greater 4.7 V at the VBOOST pin and POResetB is deactivated. Table 40 shows how long it takes to charge a bootstrap capacitor to 7.0 V using the charge pump current of 20  $\mu$ A.

Bootstrap capacitor size (typ.)	Charge time (typ.)/ms
100 nF	35
330 nF	116
1.0 μF	350
2.2 μF	770

Table 40. Charge times bootstrap Cs using CP

#### 7.1.2.4 Using LS MOSFETs to charge bootstrap capacitors

After reset release of the device, the charging of the bootstrap capacitors via the D\_LSx pull-downs and the internal charge pump starts automatically. If there is the requirement to speed up the initial charging of the bootstrap capacitors, it is possible to switch on an LS MOSFET connected to the HS MOSFET. If the device is configured in a proper way (refer Table 131, Hsx\_ls\_act (18Fh - 195h)) the bootstrap switch current limit changes to the high limit of about 95 mA as soon as the LS pre-driver is turned on. Because the bootstrap init mode is left for this HS pre-driver, it must be guaranteed that the internal V<sub>CCP</sub> regulator is already switched on via the SPI bit, if required.

After switching on the internal V<sub>CCP</sub> regulator, the output buffer capacitor at the VCCP pin is charged. The device is still in a V<sub>CCP</sub> undervoltage condition, no external MOSFET (HS or LS) can be switched on, and the bootstrap diodes are also kept in the Off state. During ramp up the voltage on the VCCP pin crosses the V<sub>CCP</sub> undervoltage threshold. After the voltage is above this threshold (plus a minimum 16  $\mu$ s delay), it is possible to switch on the LS MOSFETs.

There are two possible solutions to charge the HS pre-driver bootstrap capacitors using the path via the LS MOSFETs:

 Wait for some specific time after V<sub>CCP</sub> regulator is activated to ensure the V<sub>CCP</sub> output voltage has reached it's nominal value of about 7.0 V. This is only possible if the V<sub>BATT</sub> voltage is at a nominal value. Switch on the LS MOSFET(s) to charge the bootstrap capacitors. If the V<sub>CCP</sub> voltage was high enough and the bootstrap capacitors are small compared to the V<sub>CCP</sub> output buffer capacitor, this leads to a transfer of charge without crossing the V<sub>CCP</sub> UV threshold again. Figure 22 shows this strategy.



Figure 22. Power-up:  $V_{CCP}$  and bootstrap capacitors - after  $V_{CCP}$  fully charged

2. Switch on the LS MOSFET(s) as soon as possible after the V<sub>CCP</sub> voltage is above the V<sub>CCP\_UV</sub> threshold. This causes the V<sub>CCP</sub> voltage to cross the V<sub>CCP\_UV</sub> threshold again and thereby the LS MOSFET(s) and the bootstrap diode are switched off again. The V<sub>CCP</sub> voltage recovers from undervoltage and after the delay min. of 16 µs, the LS MOSFET(s) and the bootstrap diode are switch on again. This pulsed charging of the bootstrap capacitors with a frequency of below 50 kHz continues until the voltage of the bootstrap capacitors is above the V<sub>CCP</sub> UV threshold. Figure 23 shows this strategy.



Figure 23. Power-up: VCCP and bootstrap capacitors - before VCCP fully charged

Strategy 2 is preferred, because it adds less constraints to the size of the bootstrap capacitors and the SW implementation. If strategy 1 is tried, but some of the premises are not fulfilled ( $V_{BATT}/V_{CCP}$  voltage, size of bootstrap capacitors), the result is the same pulsed charging described in strategy 2.

## 7.2 DC/DC converter control (LS7/8)

The two DC/DC converters implemented each support three DC/DC converter control modes. These modes can be chosen via microcode instruction "stdcctl". This command affects the ls pre-driver which is set as shortcut two of the microcore (see instruction "stdcctl" in the programming guide).

DC/DC mode	Microcode instruction	Short description
1	stdcctl sync	LSx manual mode (LSx controlled by microcode)
2	stdcctl async	LSx hysteretic mode direct controlled by curYh and curYl feedback signals)
3	stdcctl async_vds	LSx resonant converter mode. (direct controlled by VdsX_dcdc and curYh_fbk)

#### Table 41. DC/DC converter control modes

### 7.2.1 General description

The operation modes of the DC/DC converter can be activated by the microcode instruction "stdcctl sync/async/async\_vds". Every microcore which has access to the LS7/8 pre-driver, according to the crossbar configuration, can activate the DC/DC control modes using this microcode instruction. The LS7/8 outputs can be controlled by standard control method - microcode instruction (mode1) or automatic DC/DC converter control modes (mode 2/3).

As soon as a microcore having access to the LS7/8 is unlocked, the automatic DC/DC control is switched off. Mode 2 and mode 3 can be used to achieve a very fast asynchronous regulation. The current can be changed either through microcode or by writing the DAC Registers via the SPI (See DAC 1-6 values registers on page <u>112</u>).

### 7.2.1.1 Mode 1 (manual mode)

The DC/DC converter control mode 1 is chosen by microcode and is set as the default. The current\_feedback\_5/6 is monitored by microcode and the LS7/8 is controlled completely via microcode. The low-side is controlled directly by the microcore using the "sto" instruction.

### 7.2.1.2 Mode 2 (hysteretic control)

Mode 2 is intended to be used for standard current controlled 'asychronous' DC/DC converters. A very fast current regulation between the current thresholds 5/6H (higher limit) and 5/6L (lower limit) can be achieved. These two current thresholds can be supplied either from microcode or by writing to the DAC register (refer to See DAC 1-6 values registers on page <u>112</u>).

The LSx output is switched on when current\_feedback\_5/6L is low and switched off when current\_feedback\_5/6H is high. The path from the shunt resistor to the LS7/8 output is completely asynchronous to any clock of the device. The current feedback of DAC 5/6H takes priority, so in cases where both feedbacks are active (DAC 5/6H feedback high and DAC 5/6L feedback is low), the output LS7/8 is driven low. This mode is used for standard DC/DC control.

Note that when this mode is used LS7, it should be paired with current sense 5 and LS8 with current sense 6.



Figure 24. DC/DC mode 2: hysteretic control

### 7.2.1.3 Mode 3 (LS7/8 resonant mode V<sub>DS</sub> monitoring)

Mode 3 can be used for controlling resonant converters which require a  $V_{DS}$  threshold based activation of the MOSFET. In this case, a small capacitor (~10 nF)  $C_{RES}$  in parallel with the external MOSFET has to be connected, to avoid oscillation when the low-side is off.

To use Mode 3, the signal  $I_{SX\_VDS\_HIGHSPEED\_EN}$  has to be set to a "1" via the control bit in the vds7/8\_dcdc\_config register (see Table 116, Vds7\_dcdc\_config (182h) & Vds8\_dcdc\_config (183h)).

V<sub>DS</sub> fast monitoring of D\_LS7/8 uses the same threshold generator as the normal V<sub>DS</sub> monitoring, but only the threshold voltages of 2.0 V and 2.5 V can be used.

#### Functionality:

As soon as  $V_{DS}$  7/8 drops below the threshold voltage, the MOSFET activates. To switch Off the MOSFET, the Cur5/6H - Feedback signal is used. The cur5/6h\_dcdc current feedback takes priority if both feedbacks are high. LS7 or LS8 is driven low. This event is not guaranteed in every condition. When LS is off, there is an oscillation on  $V_{DS}$  (hence the resonant name) whose amplitude depends on the "V<sub>BOOST</sub>-V<sub>BAT</sub>" value, so a timeout is used to make sure the LS can be enabled again.

#### Timeout functionality:

If  $V_{BOOST}$  drops below  $V_{BAT}$  x2, the  $V_{DS}$  threshold of 2.5 V is not crossed. The MOSFET cannot be activated again, which means the DC/ DC converter stops. A timeout must be started each time the lower current threshold is reached (cur5/6l\_fbk signal changed to low). When  $V_{DS}$  feedback is set low during this timeout period, the timeout monitor stops and is reset. If the  $V_{DS}$  feedback cannot set to a low during this timeout period, the MOSFET activates directly by the timeout logic.



Figure 25. DC/DC mode 3 resonant (threshold 2.5 V used)

## 7.3 Device clock manager and PLL init

After 100 µs the clock monitor is enabled, Table 42 shows different strategies to start the device.

The clock manager duty is to detect a low frequency (or missing) input reference or a PLL malfunction. To do so, it monitors the PLL output, to check if the output clock frequency is within acceptable range. This is achieved counting the number of pll\_output\_clock cycles inside six periods of the backup reference clock (six periods of 1.0 MHz clock =  $6.0 \mu$ s). The expected number depends on the selected PLL multiplication factor;

- when the factor is 24, it is detected an invalid clock condition when it is possible to count more than 165 or less than 125 pll\_output\_clock cycles.
- when the factor is 12, it is detected an invalid clock condition when it is possible to count more than 84 or less than 61 pll\_output\_clock cycles.

After requesting the switch back to the external clock reference the device cannot be accessed via the SPI (see Table 152, backup\_clock\_status (1A8h)) for about:

- 100  $\mu$ s if there is a valid external clock available

• 290  $\mu$ s (250  $\mu$ s+40  $\mu$ s re-lock time) if there is no valid input clock available and the device has to go back to the backup clock again. The SPI word transmitted to set the Switch to clock pin bit has to be the last word within a SPI burst.

#### Table 42. Device clock manager and PLL init

Initial state	1. Step	2. Step	3. Step	Result
Device supplied, but in reset (ResetB), no ext. clock	Supply external 1.0 MHz clock at CLK input	Deactivate ResetB	_	Device accessible after 40 μs (PLL lock time) and running on ext. clock
Device supplied, but in reset (ResetB), no ext. clock	Supply external 1.0 MHz clock at CLK input	Wait for t > 20 $\mu$ s	Deactivate ResetB	Device accessible immediately and running on ext. clock
Device supplied, but in reset (ResetB), no ext. clock	Deactivate ResetB	_	_	Device accessible after 140 µs and running on backup clock
Device supplied, but in reset (ResetB), no ext. clock	Deactivate ResetB	Supply external 1.0 MHz clock at CLK input at t < 100 μs	_	Device accessible 40 $\mu s$ (PLL lock time) after CLK available and running on ext. clock
Device running on backup clock, no ext. clock	Supply external 1.0 MHz clock at CLK input	Request switch to external clock	_	Device accessible 100 μs after switch request and running on ext. clock
Device running on backup clock, no ext. clock	Request switch to external clock	_	_	Device accessible 290 μs after switch request and running on backup clock

## 7.4 SW initialization flow

### 7.4.1 Power supply, reset, and clock

- · Supply device
  - The device needs 5.0 V supply voltage on the VCC5 pin and 3.3 V or 5.0 V supply voltage on the VCCIO pin
  - A voltage at the VBATT and/or VBOOST pin is not mandatory for device initialization
  - · As soon as the device is properly supplied at the VCC5 pin, VCC2P5 regulator is started
  - When V<sub>CC2P5</sub> is above a specific threshold, the internal POResetB signal is deactivated
  - After the internal POResetB signal is deactivated, it takes a maximum time of 100 μs until the digital outputs of the device are functional
- · Setup external reference clock of 1.0 MHz at the CLK pin
  - The PLL is locked about 25  $\mu s$  after the external CLK is enabled
  - If the external clock signal availability cannot be guaranteed within this period, it is recommended to reset the device via ResetB immediately, or switch to the external clock reference later via the SPI command
- · Deactivate ResetB signal
  - The external reset signal ResetB has to be deactivated if it has been active
  - · As soon as there is no POResetB and ResetB signal active, the internal reset RSTB is deactivated

## 7.4.2 SPI configuration

The whole SPI configuration can be done while the device is using the internal backup clock reference. The device registers are not locked after device reset.

- · Check if device is accessible via the SPI
  - · Check if the device is accessible via the SPI by reading the ID/REV register
- · Init the main configuration registers
  - Init the main configuration registers including the Clock Prescaler, Flag pin setup,...
  - If the application uses the internal V<sub>CCP</sub> regulator to supply the pre-drivers, this regulator must be switched on now
- Set code width
  - If the microcode transmits using one single SPI burst, it is mandatory to write the code width register of each channel used
  - If the microcode is transmitted using multiple bursts which include information about the number of words, the code width register can also be written
  - The code width must be set before setting the pre\_flash\_enable bit, because the checksum calculation information is required
- Download microcode
  - · Download microcode via the SPI for each channel used
- Set the CRC32 checksum
  - Set the checksum\_I/h register (32-bit) of each channel used
- Init diagnostics configuration registers
- Init I/O configuration registers
- Init channel configuration registers
- · Init DRAM values for the first time
  - · Depending on the application and the microcode, it could be required to set up DRAM parameters of the channels used
- · Set the lock bit in the device\_lock register (optional)

### 7.4.3 Clock monitor, flash enable, and DrvEn

- · Check if the device is running on an external reference clock
  - It is recommended to verify the device is running on the external clock reference. This can be checked by reading a bit in the driver\_status SPI register
- · If the device is running on the backup clk, it is possible to switch the clock manager to external reference via a SPI command
  - This is only mandatory if the external clock reference is not available in time and the device is running on the backup oscillator's clock
  - · The clock manager is forced to try to switch back to the external reference by a SPI write to a dedicated bit
  - SPI transfers have to be avoided when switching the clock reference. The SPI module is in reset as long as there is no valid clock
    Do not switch the clock reference while the first checksum calculation is running
- Set the pre\_flash\_enable bit
  - Set the pre\_flash\_enable bit of the used channel(s)
  - This bit "freezes" the CRAM and enables the signature unit to perform the CRC32 check for the first time
  - After the signature unit has finished the first CRC32 check successfully, it sets the flash\_enable bit to start the microcore(s) of the used channel(s)
  - · The microcode should check for the flash\_enable bit with a timeout ensuring the microcores are running
- Activate the DrvEn signal
  - Depending on the application and the microcode, it could be required to activate the DrvEn signal if deactivated

## 7.5 BIST

The device has a built-in self test (BIST) for the memory (MBIST for CRAM and DRAM) and for the logic core (LBIST). The BIST can be started by the SPI (see Table 170, Bist\_interface in write mode (1BDh)). A full LBIST check of the device digital core and MBIST check of the device memories can be required accessing the BIST\_register in Write mode and writing a 16-bit password. This request is accepted only if all three CRAMs are unlocked. It is recommended to run MBIST and LBIST during the initialization phase, since the DRAM and CRAM are erased during BIST.

After this request is performed, the LBIST and MBIST check starts and its evolution can be monitored accessing the same BIST\_register in read mode.

### 7.5.1 MBIST

The MBIST is started by writing the MBIST password (B157h) to the BIST register (see Table 170, Bist\_interface in write mode (1BDh)). The overall MBIST operation takes about 2.2 ms (at 24 MHz) to complete. During the memory BIST five different tests are performed using different patterns to test the RAM. The patterns are:

- All 00, All 11
- All 55, All AA
- All OF, All FO
- All 00, All FF
- All FF, All 00

While the MBIST is running the digital core of the device is functional. The SPI interface can be used. It is not possible to use the CRAM and DRAM.

### 7.5.2 LBIST

The LBIST is started by writing the LBIST password (0666h) to the BIST register (see Table 170, Bist\_interface in write mode (1BDh)). The overall LBIST operation takes about 32 ms (at 24 MHz) to complete. The coverage of the LBIST is > 92%.

The SPI interface is also covered by the LBIST. During the LBIST the device is no longer accessible via the SPI. When the LBIST is started it takes control of the IRQB pin, which is used as a digital output signal to show the LBIST is busy. The IRQB pin is set low while the LBIST is running. When the LBIST is finished, the IRQB signal goes high again.

The LBIST could fail in a way the IRQB signal never goes high again. In this case, the microcontroler needs to monitor this and reset the device. When LBIST is finished (IRQB signal high), the device can be accessed by the SPI again and the LBIST result is available in the BIST register (see Table 171, Bist\_interface in read mode (1BDh)). After reading the results, the LBIST needs to be cleared by sending a CLEAR command (refer to Table 170, Bist\_interface in write mode (1BDh)). This releases the logic and the device returns to its original state. It is recommended to check if the LBIST result is reset to "00" to ensure the LBIST clear command was successful.

The LBIST can be interrupted by a hardware reset via the RESETB pin. There is a second way to stop the LBIST after it is started by writing the LBIST password. This is done by setting the Flag0 input pin to high. There is information in the LBIST result indicating the LBIST was stopped by Flag0. Also in this case, an LBIST clear command (C1A0h) has to be sent or the RESETB pin must be set low to return to normal operation mode. The FLAG0 pin has a weak PD resistor. If the pin is not connected, the LBIST runs and cannot be stopped by Flag0.

## 7.6 Reset sources

The device has three possible reset sources:

- · the resetb input reset pin is driven low
- the poresetb (power on reset) signal generated by the internal voltage regulator, incase an undervoltage is detected on VCC2P5
- a SPIresetb request received through SPI, when the appropriate code is written to the "global reset registers" (refer to See SPIReset global reset register 1 and 2 on page <u>126</u>). It is kept asserted for a fixed time (333 ns) then it is released.

Reset source can be determined reading the Reset\_source register (refer to Table 168, Reset\_Source (1B7h)).



Figure 26. VCC2P5 and reset sources

#### PT2000

As long as RSTB is asserted, the SPI module is also inactive. In order to understand when the device has gone out of reset state, the microcontroller should poll the device on the SPI. This can be done by either sending any message to the device and checking for the control pattern (A8h) on the MISO during the command word or by reading out any register with a reset value not equal to zero (e.g. ID register).

## 7.7 Cipher unit

This block has the function to secure the code downloaded by the microcontroller into the code RAM via the SPI. The data loaded at device startup must be encrypted with the suitable cipher. This block receives an encoded SPI stream and decodes it at runtime. The decoded microcode is then stored in the code RAM. This feature cannot be disabled. The cipher algorithm is re-initialized every time the code memory is selected by a write operation to the Selection register (3FFh).

## 7.8 Ground connections

The device integrates three separate ground pins: PGND, DGND, and AGND:

- PGND is the substrate connection and is only connected to the package exposed pad, to guarantee a low-impedance connection and get optimized EMC performances. PGND is the reference ground for the V<sub>CCP</sub> regulator, some analog functions, and all of the low-side pre-drivers. It is highly recommended to directly connect PGND to the ECU ground plane.
- DGND is the reference ground for the digital logic core. It is highly recommended to directly connect DGND to the ECU ground
  plane. The microcontroller as well as other logic devices communicating with the device should share the same reference ground
  connected to the ground plane to prevent noise.
- AGND is the ground for all the noise sensitive analog blocks integrated into the device. This pin should be connected to the analog ground of the ECU. A star connection is recommended to guarantee a clean analog signal acquisition of the OAX\_x pins from the MCU.

Due to their functionality, some analog functions are referred to PGND:

- · VDS monitors the low-side drivers
- · VSRC monitors the high-side drivers
- The load biasing S\_HSX regulator and the D\_LSx pull-down

All the ground pins of the device should be connected to the same ground voltage. Even during transient conditions, the voltage difference between PGND, DGND, and AGND must be limited to  $\pm 0.3$  V. The layout of the ground connection of the ECU should be carefully designed to limit the ground noise generated as much as possible, for instance during fast switching of the external power MOSFETs.

The decoupling and filter capacitors at the different supply voltage pins should be implemented as described by the following:

- VCC5 to AGND
- VCCIO to DGND
- VCC2P5 to DGND
- VCCP to PGND
- VBATT to PGND
- VBOOST to AGND or PGND

### 7.8.1 Detection of missing GND connections

The PT2000 can detect any single or multiple missing connection of any ground pin (PGND, DGND, AGND) of the device. At least one ground must remain connected to allow the loss of ground detection. If the ground disconnection is detected, the internal signal uv\_vccp is asserted and all the pre-drivers are disabled. The ground lost detection is filtered to allow the device to work in a proper way for a time of typically t<sub>FILTER\_UVVCCP</sub> via the uv\_vccp signal.

## 7.9 Shutoff path via the DrvEn pin

The device includes a shutoff path via the DrvEn pin, which is used to safely disable the solenoid injection power stage in a fault condition of the ECU. When the DrvEn pin is negated, all pre-drivers (w/o configuration option for DrvEn) must be switched off. Status of the DRVEN pin can be read back by the SPI (refer to Table 162).

The shutoff path also works in a defined way (switch off all pre-drivers) when DrvEn is negated, even when the PT2000 is stressed with a voltage of up to 36 V at the supply and/or microcore interface (SPI, Startx,...) pins. Digital interface pins of the PT2000 are self-protected against a voltage of up to 36 V: CLK, IRQB, ResetB, DrvEn, MISO, MOSI, SCLK, CSB, Dbg, Startx (7x), Flagx (4x), OA\_x (3x).

## 7.9.1 DrvEn shutoff path of the high-side pre-driver

The DrvEn path for the HS pre-drivers HS1 to HS4 and HS6 is implemented to ensure a high safety level. It is designed with a high level of independence, because there is a direct wire from this pin to the HS pre-driver input and the failure rate of this functionally is very low.

If any of the following failures occur, the shut off path is still functional or the driver must be in a safe off state. These failures are:

- Missing clock signal for the device digital core
- · Missing supply voltage for the device digital core
- Missing supply voltage of level shifter
- Missing supply voltage (V<sub>BS</sub>) of HS pre-driver
- Single damaged pre-driver

#### Table 43. DrvEn path for HS pre-drivers

HS pre-driver	Implementation
HS1	
HS2	
HS3	Direct wire from the DrvEn pin to the HS pre-driver input. High independence and low FIT rate.
HS4	
HS6	
HS5	Configuration option for the DrvEn path. The signal is routed via the digital core only.
HS7	

### 7.9.2 DrvEn Shutoff path of the low-side pre-driver

The DrvEn path for the LS pre-drivers LS1 to LS5 is implemented to ensure a high safety level. It is designed with a high level of independence, because there is a direct wire from this pin to the HS pre-driver input and the failure rate of this functionally is very low. If any of the following failures occur, the shut off path is still functional or the driver must be in a safe off state. These failures are:

- Missing clock signal for the device digital core
- Missing supply voltage for the device digital core
- Missing supply voltage VCCP of LS pre-driver
- · Single damaged pre-driver

LS Pre-driver	Implementation
LS1	
LS2	
LS3	Direct wire from the DrvEn pin to the LS pre-driver input. High independence and low FIT rate.
LS4	
LS6	
LS5	Configuration option for the DrvEn path. The signal is routed via the digital core only.
LS7	

#### Table 44. DrvEn path for LS pre-drivers

# 8 Digital core

The digital core controls the actuation of the electro-actuators. The digital core serves as the main microcore features for actuator control, structures for HW configuration, and the communication interface with the ECU microcontroller.

There are six total microcores which can run concurrently and independently. The microcores are arranged in channels. Each channel contains two microcores, one instruction RAM (CRAM), and one data RAM (DRAM). This architecture of shared RAM allows efficient use of the RAM when multiple actuators need to be controlled in parallel with identical microcode. Each digital core communicates with the external microcontroller through a SPI bus and by means of a set of single wire I/O. Accessible by the SPI are:

a). Registers with dedicated function

b). Data RAM

To avoid access conflicts, a time division multiplex scheme controls the access to the RAMs by the different entities. Thus, microcode runtime of one microcore is not influenced by RAM access from the SPI or the other microcores.

## 8.1 Logic channels description

This section describes the features and operation of the microcores (central processing unit, or CPU, and development support functions) used in the PT2000.

The PT2000 provides a set of three logic channels each channels which include:

- Two 16-bit processing units (microcores) having a specific programming model
- One Code RAM 1023 x 16-bit. The memory dedicated to microcode storage is shared between the two microcores of logic channel
- One Data RAM 64 x 16-bit. The memory dedicated to variable storage is shared between the two microcores of a logic channel

Figure 27 describes logic channel 1. The other channels are identical.



Figure 27. Logic channel 1 diagram

### 8.1.1 Microcores

The microcores are actually small microprocessor cores. These are typically programmed to implement software based finite state machines controlling the actuator operation. The microcores have access to the analog input and output functions, but are also able to communicate with each other by a flag bus.



Figure 28. Microcore block diagram

For further detail on how to program the microcores, (reference Programming Guide and Instruction Set).

### 8.1.2 Dual microcore arbiter

This block handles the access to code RAM and data RAM memories by the different possible users:

- · the two microcores
- the signature unit (code RAM only)
- · the SPI interface

#### 8.1.2.1 Access sequence to code RAM

When the device is operating in single microcore mode, access slots to code RAM are granted according to Table 45.

Ck_per	flash_enable	ТО	T1	T2	Т3	Teven	Todd
1	1	uc0	CHKSM	-	-	-	-
1	0	SPI r/w	SPI r/w	-	-	-	-
2	1	uc0	CHKSM	CHKSM	-	-	-
2	0	SPI r/w	SPI r/w	SPI r/w	-	-	-
3	1	uc0	CHKSM	CHKSM	SPI r	-	-
3	0	SPI r/w	SPI r/w	SPI r/w	SPI r/w	-	-
4	1	uc0	CHKSM	CHKSM	SPI r	CHKSM	SPI r
4	0	SPI r/w					

Table 45. Code RAM access sequence (single microcore mode)

The clock divider =  $ck_{per} + 1$  (refer to Table 136, Clock\_Prescaler (1A0h)). Teven represents all the time slots with an even number id from T4, and following T4. Todd represents all the time slots with an odd number id from T5 and following T5. When the device is operating in dual microcore mode, access slots to Code RAM are granted according to Table 46.

#### Table 46. Code RAM Access Sequence (dual microcore mode)

Ck_per	flash_enable	то	T1	T2	ТЗ	Teven	Todd	Cycle stealing when uc0/1 are in wait
1	1	uc0	uc1					CHKSM
1	0	SPI r/w	SPI r/w					
2	1	uc0	uc1	CHKSM				CHKSM
2	0	SPI r/w	SPI r/w	SPI r/w				
3	1	uc0	uc1	CHKSM	SPI r	-	-	CHKSM
3	0	SPI r/w	SPI r/w	SPI r/w	SPI r/w	-	-	
4	1	uc0	uc1	CHKSM	SPI r	CHKSM	SPI r	CHKSM
4	0	SPI r/w						

The PT2000 allows using a dual sequencer with a  $ck_{per} = 1$ , which means with a clock at 12 MHZ, however some restrictions apply on the DRAM access (See Access sequence to data RAM on page <u>71</u>).

#### 8.1.2.2 Access sequence to data RAM

When the device is operating in single microcore mode, access slots to data RAM are granted according to Table 47.

Ck_per	flash_enable	Т0	T1	Т2	Т3	Tother	Tlast
1	1	SPI r/w	uc0	-	-	-	-
1	0	SPI r/w	SPI r/w	-	-	-	-
2	1	SPI r/w	SPI r/w	uc0	-	-	-
2	0	SPI r/w	SPI r/w	SPI r/w	-	-	-
3	1	SPI r/w	SPI r/w	SPI r/w	uc0	-	-
3	0	SPI r/w	SPI r/w	SPI r/w	SPI r/w	-	-
4+	1	SPI r/w	uc0				
4	0	SPI r/w					

Table 47. Data RAM access sequence (single microcore mode)

The clock divider =  $ck_per +1'$  (refer to Table 136, Clock\_Prescaler (1A0h)). Tlast represents the last time slot. Tother represent all time slots (if any) between T3 and Tlast. When the device is operating in dual microcore mode, access slots to data RAM are granted according to Table 48

Table 48. Data RAM Access Sequence (dual microcore mode)

Ck_per	flash_enable	то	T1	T2	Т3	Teven	Todd	Cycle stealing when uc0/ 1 are in wait
1	1	uc1	uc0					SPI r/w
1	0	SPI r/w	SPI r/w					
2	1	uc1	SPI r/w	uc0				SPI r/w
2	0	SPI r/w	SPI r/w	SPI r/w				
3	1	uc1	SPI r/w	SPI r/w	uc0	-	-	SPI r/w
3	0	SPI r/w	SPI r/w	SPI r/w	SPI r/w	-	-	
4	1	uc1	SPI r/w	SPI r/w	SPI r/w	SPI r/w	uc0	SPI r/w
4	0	SPI r/w						

Note that when ck\_per is equal to 1 and dual microcore mode is enabled, there are some limitations for the DRAM access.

As shown in Table 48 when "ck\_per = 1" the SPI has no dedicated access slot to the DRAM. At the same time it is clear for most applications, both microcores do not have to access the DRAM every microcontroler clock cycle. It is possible to use some unused slots from the microcores for the SPI.

The limit with the 12 MHz dual sequencing access to the data RAM: there is a strong limit on how many instructions in a row the data ram can access (load, store instructions). This limit depends on the SPI frequency used in the application.

As a consequence, the microcore 0 and 1 must not block the DRAM access slots for longer than the given number of ck cycles minus 1. If this limit is achieved, it automatically be reported by the NXP IDE (compiler).

Table 49 shows the smallest period in  $\mu$ s and ck (12 MHz) clock cycles between the address available and first read data bit for SPI read access, which could occur based on a given SPI baud rate.

SPI baud rate (MHz)	Minimum SPI read address to first read data bit delay (5 bits)				
	μs	ck Cycles (12 MHz)			
1.0	5.0	60			
2.0	2.5	30			
4.0	1.25	15			
8.0	0.625	7.5			
10	0.5	6.0			

Table 49. SPI baud rate and DRAM access sequence for the ck\_prescaler = "1"

#### 8.1.3 Signature unit

The task of the signature unit is to compute a checksum of the CRAM to detect possible memory corruption.

The computation is first started when the corresponding CRAM is locked by the pre\_flash\_enable (see Table 58, Flash\_enable (100h, 120h, 140h)). When the computation is complete, the result of the computation is compared to the checksum registers (see Table 66, checksum\_h (108h, 128h, 148h)) and Table 67, checksum\_I (109h, 129h, 149h)). These registers contain the golden checksum, provided during the init phase through the SPI and calculated automatically by the PT2000 IDE.

If the result is correct, the signature unit sets the flash\_enable bit (see Table 58, Flash\_enable (100h, 120h, 140h)). If the result is not correct, an interrupt (optional, refer to Table 58, Flash\_enable (100h, 120h, 140h)) is issued towards the microcontroller and both microcores accessing the same CRAM are disabled.

The signature unit can be disabled by writing the Checksum\_failure\_disable bit in the flash\_enable\_reg (refer to Table 58, Flash\_enable (100h, 120h, 140h)). When the signature is disabled, the flash\_enable bit is set immediately after the pre\_flash\_enable bit and a failed checksum causes only a warning (set the appropriate bit in the flash\_enable register) without disabling code execution.

The computation requires a different time according to the ck\_per value and to the code\_width (refer to Table 65, code\_width (107h, 127h, 147h)). The worst case computation time for a ck\_per of 1 and higher (ck = cksys/2+1 or smaller) is  $20 * t_{CKSYS} *$  (code\_width-2). For example, for a completely used memory, a ck\_per of 2 and a cksys clock frequency of 24 MHz (ck at 6.0 MHz), the computation takes 851 µs.

The signature unit works only for a code width of 3 or larger. If a shorter code of 1 to 2 words is used, the signature unit has to be disabled.

### 8.1.4 SPI backdoor

It is also possible to access (both to read and to write) to all the registers normally accessible through the SPI by using an SPI backdoor. Both the SPI read and write operations are multi cycle operations. Table 51 shows the number of cycles needed. The registers must not be changed while the operation is in progress.

To read an SPI register, first the 8 LSBs of the address must be provided in the 8 LSBs of the "SPI address" at internal memory map address. A read operation must then be requested with the "rdspi" instruction (refer to programming guide). The result is available at the "SPI data" address of the internal memory map.

To write an SPI register, first the 8 LSBs of the address must be provided in the 8 LSBs of the "SPI address" address and the data to write must be provided at the "SPI data" address. Then a write operation must be requested with the "wrspi" instruction (refer to programming guide).

There are some access limitations when requesting write access to SPI registers via the SPI backdoor:

- First of all, it is only possible to write to SPI registers which are not locked at the moment the write operation "wrspi" is requested.
- For some special registers there are additional limitations dependant on the configuration of the device. Table 51 shows the different limitations.
Both the SPI read and write operations are multi cycle operations. Table 50 shows the number of cycles needed. The registers and the SPI address mode (set using "slsa" instruction) must not be changed while the operation is in progress.

Table 50. Cycles for SPI backdoor read/write

ck_prescaler value	Cycles for SPI backdoor r/w
1	4
2	3
3+	2

### Table 51. SPI backdoor access limitation

SPI_registers	Access rule	Configuration controlling access rule
vds_threshold_hs, vsrc_threshold_hs, vds_threshold_ls	Only microcores which are allowed to control a certain HS or LS pre-driver are allowed to change the corresponding $V_{DS}$ and $V_{SRC}$ threshold. Changes to all other $V_{DS}$ and $V_{SRC}$ values are ignored.	out_acc_seqXchY
hs_slewrate, Is_slewrate	Only microcores which are allowed to control a certain HS or LS pre-driver are allowed to change the corresponding slew rate setting. Changes to all other slew rate settings are ignored.	out_acc_seqXchY
hs_bias_config ls_bias_config	Only microcores which are allowed to control a certain HS or LS pre-driver are allowed to control the corresponding biasing source. Changes to all other biasing sources are ignored	out_acc_seqXchY
vds7_dcdc_config vds8_dcdc_config	Only microcores which are allowed to control the LS7 or LS8 pre-driver are allowed to change the corresponding vds_dcdc_timeout register setting. All other changes are ignored	out_acc_seqXchY
dac1, dac2, dac3, dac4, dac5l, dac5h, dac5neg, dac6l, dac6h, dac6neg, boost_dac	No access is possible through the SPI backdoor	

## 8.1.5 CRAM

The code RAM is a 1024x16 single port RAM memory defined to store the micro-code for the entire channel (both microcore0 and microcore1 if dual microcore mode is enabled).

When enabled, the two microcores can execute either exactly the same code or separate codes, in which case the memory space dedicated to each microcore are a subset of the overall CRAM. This use of the CRAM memory is controlled by configuration registers defining the entry point (meaning the starting address) of each microcore (refer to Table 68, uc0\_entry\_point (10Ah, 12Ah, 14Ah)and Table 69, uc1\_entry\_point (10Bh, 12Bh, 14Bh)).

## 8.1.6 DRAM

The data RAM is a 64x16-bit RAM which can be used as an interface between microcores and the external microprocessor, and also to store data used only internally by the microcores. The data RAM is accessed as a "flat" memory, where all the 64 memory locations can be accessed by the external microcontroller and both microcores.

# 8.2 Serial peripheral interface

The communication between the PT2000 and the main microcontroller is managed with a 16-bit SPI interface.

This block is the module providing the SPI connection features. The block is full-duplex, so it can receive and transmit at the same time. The device requires a cphase value of 1 and a cpol value of 0. This means the SPI module samples the MOSI signal, during write operations, on the falling edge of the serial clock. Likewise, during read operations, the SPI module always puts the output value available on the MISO signal on the rising edge of the sclk clock.



Figure 29. SPI protocol diagram

While the PT2000 component has many memory locations to access, it was necessary to develop a protocol to manage this. The protocol is implemented in such a way, so after a reset occurs and after any burst transaction on the SPI connection, the protocol always waits for a control word. This is a 16-bit word built as follows:

Table 52. SPI protocol

control_word	Meaning
control_word (bit 15)	r_w: read (1)/write (0) operations
control_word (bits 14 to 5)	offset: start address
control_word (bits 4 to 0)	number: number of operations

When this control word is received, the protocol understands the external micro-controller wants to perform a read (when this bit is set to 1) or write (when this bit is set to 0) operation looking at the r\_w bit. Looking at the number value, the protocol then understands how many concurrent read of write operations the external microcontroller wants to perform (max 31). Finally, looking at the offset value, the protocol understands where these operations should start, meaning what is the first address in this burst of operations to be accessed.

# 8.2.1 SPI read access

A SPI burst for read access consists of 2 to 32 16-bit words. The way the number of words is defined depends on the SPI mode used (A or B). Table 53 shows the data transmitted on MOSI and MISO. During the command word the check byte and the SPI error status is transmitted via the MISO line.

### Table 53. SPI read access

						MOSI wo	ord 1 (co	ntrol woi	rd) – rea	d access						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	r_w				1	off	set	1			1			number		I
Value	/alue         1         0 to 1023													n=0 to 31		
						MISO wo	ord 1 (coi	ntrol woi	rd) – rea	d access						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			1	1	1	C	check byt	e	Γ			1	1	cksys missing	frame error	word error
Values	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0
Value HEX	Δ														3	

						MOS	l word 2	(data) –	read ac	cess						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								empty (d	on't care	)						
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						MISC	D word 2	(data) –	read ac	cess						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								read	data 1							

						MOSI	word n+	1 (data)	- read a	ccess						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			•					empty (d	on't care	)				•		
Value	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
						MISO	word n+	1 (data)	- read a	ccess						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								read	data n						1	

# 8.2.2 SPI write access

A SPI burst for write access consists of 2 to 32 16-bit words. The way the number of words is defined depends on the SPI mode used (A or B). Table 54 shows the data transmitted on MOSI and MISO. During the command word and all data words, the check byte, and the SPI error status is transmitted via the MISO line.

### Table 54. SPI write access

					I	MOSI wo	ord 1 (co	ntrol wo	rd) - write	e access						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	r_w				1	off	set	I						number		
Value	0					0 to	1023							n=0 to 31		
					I	MISO wo	ord 1 (co	ntrol wo	rd) - write	e access						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						C	check byt	e						cksys missing	frame error	word error
Values	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0
Value HEX														6	3	

						MOS	3l word 2	(data) -	write acc	cess						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								write	data 1							
						MISC	O word 2	(data) -	write acc	cess						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					·	C	check byt	e		•				cksys missing	frame error	word error
Values	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0
Value HEX		/	A			,	٩				4			6	3	

						MOSI	word n+	1 (data)	- write a	ccess						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						ľ		write	data n							
						MISO	word n+	1 (data)	- write a	ccess						
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						C	heck byt	e						cksys missing	frame error	word error
Values	1	0	1	0	1	0	1	0	1	0	1	0	1	0	0	0
Value HEX			٩			ļ	Ą				٩			8	3	

## 8.2.3 SPI protocol

## 8.2.3.1 Mode A



Figure 30. SPI protocol mode A CSB, MOSI, and MISO

The maximum delay between data belonging to the same burst is specified by the spi\_watchdog parameter (refer to Table 153, Spi\_config (1A9h)). Between one data transfer and the next, the SPI chip select can be asserted. If the delay exceeds the watchdog time, the SPI interface goes into the error state.

It is possible to perform long burst transfers by sending a control word with the parameters number and offset set to zero. The effect varies according to the current value of the channel select register (refer to Table 56, selection\_register (3FFh)):

- If the value of channel select register is "0xxxxx001", the protocol performs a burst of operations starting from address 0; the number of operations is specified by the value of the code\_width register (refer to Table 64, status\_reg\_uc1 (106h, 126h, 146h)) of channel 1. This command is used to write the whole CRAM of channel 1 with only one command word.
- If the value of channel select register is "0xxxxx010", the protocol performs a burst of operations starting from address 0; the number of operations is specified by the value of the code\_width register (refer to Table 64, status\_reg\_uc1 (106h, 126h, 146h)) of channel 2. This command is used to write the whole CRAM of channel 2 with only one command word.
- If the value of channel select register is "0xxxx100", the protocol performs a burst of operations starting from address 0; the number of operations is specified by the value of the code\_width register (refer to Table 64, status\_reg\_uc1 (106h, 126h, 146h)) of channel 3. This command is used to write the whole CRAM of channel 3 with only one command word.
- If the value of channel select register is "0xxxxx011", the protocol performs a burst of operations starting from address 0; the number of operations is specified by the value of the code\_width register (refer to Table 64, status\_reg\_uc1 (106h, 126h, 146h)) of channel 1. This command is used to fully write the CRAMs of channel 1 and 2 (with exactly the same code) with only one command word.
- If the value of channel select register is "0xxxxx101", the protocol performs a burst of operations starting from address 0; the number of operations is specified by the value of the code\_width register (refer to Table 64, status\_reg\_uc1 (106h, 126h, 146h)) of channel 1. This command is used to fully write the CRAMs of channel 1 and 3 (with exactly the same code) with only one command word.
- If the value of channel select register is "0xxxxx110", the protocol performs a burst of operations starting from address 0; the number of operations is specified by the value of the code\_width register (refer to Table 64, status\_reg\_uc1 (106h, 126h, 146h)) of channel 2. This command is used to fully write the CRAMs of channel 2 and 3 (with exactly the same code) with only one command word.
- If the value of channel select register is "0xxxxx111", the protocol performs a burst of operations starting from address 0; the number of operations is specified by the value of the code\_width register (refer to Table 64, status\_reg\_uc1 (106h, 126h, 146h)) of channel 1. This command is used to fully write the CRAMs of channel 1, 2 and 3 (with exactly the same code) with only one command word.
- If the value of channel select register is "1xxxxx000", the protocol performs a burst of operations starting from address 0; the number of operations is 192. This command is used to fully write the DRAMs of all three channels with only one command word.
- For all the other values of channel select register, the command is neglected.

Sending a control word with the parameter number set to zero and the parameter offset greater than zero is not allowed. This leads to data corruption in the registers or DRAM.

For example, to initialize the values of 24 LS pre-driver diagnosis configuration registers, it is necessary to:

- Select the communication interface as the target: this is done by writing the value 0100h at the address 3FFh. First send the data "0\_111111111\_00001" (7FE1h) via the SPI. As the ASIC is in idle conditions, it uses this data as a command word. In particular, this specific command word of the example means: write (because of the initial 0) starting from address 3FFh (the ten bits immediately after) 1 word (the five bits at the end). The next data to send is 0100h. The SPI block is expecting a write to 3FFh, so write 0100h in the location 3FFh. As the number of word expected is arrived, the SPI block returns to the idle state;
- Write the value of the 24 registers: the SPI block is waiting for a command word. The correct data to send is "0\_0111000000\_11000". This means write (0) starting form address 1C0h (0111000000) 24 words (11000). The next 24 words are written to the communication interface registers.

### 8.2.3.2 Mode B



Figure 31. SPI protocol mode B CSB, MOSI, and MISO

For the duration of a burst of data, the SPI chip select must be asserted, even between data transfers. The first word after the chip select assertion is considered to be the command word and the following words are the data. If the number parameter is not zero, the SPI interface goes into error state if:

- the chip select is de-asserted and the number of words transferred is lower than the number parameters required by the command word,
- the number of word transferred is equal to the number parameter + 1.

If the number parameter is zero, there is no check on the number of words transferred, and the length of the burst is decided only by the assertion of SPI chip select. It is not recommended to read from any register which is "reset on read" nor from any register which is located one address before such a register using a mode B burst with the number parameter set to zero. This may lead to the effect of a register reset, which is not a read out via the SPI. This problem does not occur if the number parameter is equal to the number of data words transmitted.

Note: If one additional data word is sent it is detected, but also written. For example:

- SPI write access mode B, parameter number set to 3 and 3 data words written with no error
- SPI write access mode B, parameter number set to 3 and 4 data words written with a SPI frame error after the 4th data word, but the 4th data word is written to RAM or the register.
- SPI write access mode B, parameter number set to 3 and 6 data words written with a SPI frame error after the 4th data word, but the 4th data word is written to RAM or the register. 5th and 6th data words are not written to memory.

# 8.3 SPI address map

### Table 55. MC33PT2000 address map

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addressed
	0				
"0…001" / ch_sel_1(1)		yes	Code RAM of channel 1, See CRAM on page 73		Code RAM of channel 1
` ,	3FE	-			
	0				
"0…010"/ ch_sel_2(1)		yes	Code RAM of channel 2, See CRAM on page <u>73</u>		Code RAM of channel 2
	3FE				
"o	0				
"0…100"/ ch_sel_3(1)		yes	Code RAM of channel 3, See CRAM on page <u>73</u>		Code RAM of channel 3
	3FE				
	0				
		no	Data RAM of channel 1, See DRAM on page <u>73</u>		
"1…000" /	2F				Data RAM of
ch_sel_1(0)	30				channel 1
		yes	Data RAM of channel 1, private area, See DRAM on page 73		
	3F				
	40				
		no	Data RAM of channel 2, See DRAM on page <u>73</u>		
"1…000" /	6F	-			Data RAM of
ch_sel_2(0)	70				channel 2
		yes	Data RAM of channel 2, private area, See DRAM on page 73		
	7F	1			
	80				
		no	Data RAM of channel 3, See DRAM on page <u>73</u>		
"1…000" /	9F	1			Data RAM of
ch_sel_3(0)	A0				channel 3
		yes	Data RAM of channel 3, private area, See DRAM on page 73		
	BF	1			

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addresse
	C0				
			64 free address		
	FF				
	100	yes	flash_enable of channel 1	Table 58	
	101	no	ctrl_reg_uc0 of channel 1	Table 59	
	102	no	ctrl_reg_uc1 of channel 1	Table 60	
	103	yes	start_config_reg_part 1 of channel 1	Table 61	
	104	yes	start_config_reg_part 2 of channel 1	Table 62	
	105	-	status_reg_uc0 of channel 1	Table 63	
	106	-	status_reg_uc1 of channel 1	Table 64	
	107	yes	code_width of channel 1	Table 65	
	108	yes	checksum_h of channel 1	Table 66	
"1…000" /	109	yes	checksum_l of channel 1	Table 67	Configuratio
ch_sel_1(2)	10A	yes	uc0_entry_point of channel 1	Table 68	registers of channel 1
	10B	yes	uc1_entry_point of channel 1	Table 69	
	10C	yes	diag_routine_addr of channel 1	Table 70	
	10D	yes	driver_disabled_routine_addr of channel 1	Table 71	
	10E	yes	sw_interrupt_routine_addr of channel 1	Table 72	
	10F	no	uc0_irq_status of channel 1	Table 73	
	110	no	uc1_irq_status of channel 1	Table 74	
	111	yes	counter34_prescaler of channel 1	Table 75	
	112	yes	dac_rxtx_cr_config of channel 1	Table 77	
	113	no	unlock_word of channel 1	Table 77	
	114				
			12 free addresses		
	11F				

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addresse
	120	yes	flash_enable of channel 2	Table 58	
	121	no	ctrl_reg_uc0 of channel 2	Table 58	
	122	no	ctrl_reg_uc1 of channel 2	Table 60	
	123	yes	start_config_reg_part1 of channel 2	Table 61	
	124	yes	start_config_reg_part2 of channel 2	Table 62	
	125	-	status_reg_uc0 of channel 2	Table 63	
	126	-	status_reg_uc1 of channel 2	Table 64	
	127	yes	code_width of channel 2	Table 65	
	128	yes	checksum_h of channel 2	Table 66	
	129	yes	checksum_l of channel 2	Table 67	
	12A	yes	uc0_entry_point of channel 2	Table 68	Configuratio
"1…000" / ch_sel_2(2)	12B	yes	uc1_entry_point of channel 2	Table 69	registers of
( /	12C	yes	diag_routine_addr of channel 2	Table 70	channel 2
	12D	yes	driver_disabled_routine_addr of channel 2	Table 71	
	12E	yes	sw_interrupt_routine_addr of channel 2	Table 72	
	12F	no	uc0_irq_status of channel 2	Table 73	
	130	no	uc1_irq_status of channel 2	Table 74	
	131	yes	counter34_prescaler of channel 2	Table 75	
	132	yes	dac_rxtx_cr_config of channel 2	Table 77	
	133	no	unlock_word of channel 2	Table 77	
	134				
			12 free addresses		
	13F				

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addressed
	140	yes	flash_enable of channel 3	Table 58	
	141	no	ctrl_reg_uc0 of channel 3	Table 58	
	142	no	ctrl_reg_uc1 of channel 3	Table 60	
	143	yes	start_config_reg_part1 of channel 3	Table 61	
	144	yes	start_config_reg_part2 of channel 3	Table 62	
	145	-	status_reg_uc0 of channel 3	Table 63	
	146	-	status_reg_uc1 of channel 3	Table 64	
	147	yes	code_width of channel 3		
	148	yes	checksum_h of channel 3	Configuratior registers of channel 3	
"1…000" /	149	yes	checksum_l of channel 3		
ch_sel_3(2)	14A	yes	uc0_entry_point of channel 3		
	14B	yes	uc1_entry_point of channel 3		
	14C	yes	diag_routine_addr of channel 3	Table 70	
	14D	yes	driver_disabled_routine_addr of channel 3	Table 71	
	14E	yes	sw_interrupt_routine_addr of channel 3	Table 72	
	14F	no	uc0_irq_status of channel 3	Table 73	
	150	no	uc1_irq_status of channel 3	Table 74	
	151	yes	counter34_prescaler of channel 3	Table 75	
	152	yes	dac_rxtx_cr_config of channel 3	Table 77	
	153	no	unlock_word of channel 3	Table 77	

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addresse
	154	yes	fbk_sens_uc0_ch1_part1	Table 81	
	155	yes	fbk_sens_uc0_ch1_part2	Table 82	
	156	yes	fbk_sens_uc1_ch1_part1	Table 81	
	157	yes	fbk_sens_uc1_ch1_part2	Table 82	
	158	yes	fbk_sens_uc0_ch2_part1	Table 81	
	159	yes	fbk_sens_uc0_ch2_part2	Table 82	
	15A	yes	fbk_sens_uc1_ch2_part1	Table 81	
	15B	yes	fbk_sens_uc1_ch2_part2	Table 82	
	15C	yes	fbk_sens_uc0_ch3_part1	Table 81	
	15D	yes	fbk_sens_uc0_ch3_part2	Table 82	
	15E	yes	fbk_sens_uc1_ch3_part1	Table 81	
	15F	yes	fbk_sens_uc1_ch3_part2	Table 82	
	160	yes	out_acc_uc0_ch1	Table 83	
	161	yes	out_acc_uc1_ch1	Table 83	IO configurati registers
"1…000" /	162	yes	out_acc_uc0_ch2	Table 83	
ext_sel_io	163	yes	out_acc_uc1_ch2	Table 83	
	164	yes	out_acc_uc0_ch3	Table 83	
	165	yes	out_acc_uc1_ch3	Table 83	
	166	yes	cur_block_access_part1	Table 85	
	167	yes	cur_block_access_part2	Table 86	
	168	yes	cur_block_access_part3	Table 87	
	169	yes	fw_link	Table 88	
	16A	yes	fw_ext_req	Table 90	
	16B	no	vds_thresholds_hs_part1	Table 91	
	16C	no	vds_thresholds_hs_part2	Table 92	
	16D	no	vsrc_thresholds_hs_part1	Table 93	
-	16E	no	vsrc_thresholds_hs_part2	Table 94	
	16F	no	vds_thresholds_ls_part1	Table 96	
	170	no	vds_thresholds_ls_part2	Table 97	
	171	no	hs_slewrate	Table 99	

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addresse		
	172	no	ls_slewrate_part1	Table 100			
	173	no	ls_slewrate_part2	Table 101			
	174	no	offset_compensation12	Table 102			
	175	no	offset_compensation34	Table 103			
	176	no	offset_compensation56	Table 104			
	177	no	adc12_result	Table 105			
	178	no	adc34_result	Table 106			
	179	no	adc56_result	Table 107			
	17A	yes	current_filter12	Table 108			
	17B	yes	current_filter34	Table 109			
	17C	yes	current_filter5l5h	Table 110			
	17D	yes	current_filter6l6h	Table 111			
	17E	yes	current_filter5neg6neg	Table 112			
	17F	no	boost_dac	Table 113			
"1…000" /	180	yes	boost_dac_access	Table 114	IO configurati		
ext_sel_io	181	yes	boost_filter	Table 115	registers		
	182	no	vds7_dcdc_config	Table 116			
	183	no	vds8_dcdc_config	Table 116			
	184	-	batt_result	Table 118			
	185	no	dac12_value	Table 119			
	186	no	dac34_value	Table 120			
	187	no	dac5l5h_value	Table 121			
	188	no	dac5neg_value	Table 122			
	189	no	dac6l6h_value	Table 123			
	18A	no	dac6neg_value	Table 124			
	18B	no	hs_bias_config	Table 125			
	18C	no	ls_bias_config	Table 126			
	18D	-	bootstrap_charged	Table 127	1		
	18E	-	bootstrap_timer	Table 128			
	18F	yes	hs1_ls_act	Table 131			

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addressed
	190	yes	hs2_ls_act	Table 131	
	191	yes	hs3_ls_act	Table 131	
	192	yes	hs4_ls_act	Table 131	
	193	yes	hs5_ls_act	Table 131	
	194	yes	hs6_ls_act	Table 131Table 131Table 132	
	195	yes	hs7_ls_act		IO configuration registers
"1…000" / ext_sel_io	196	yes	dac_settling_time		
	197	no	oa_out1_config	Table 133	
	198	no	oa_out2_config	Table 134	
	199	no	oa_out3_config	Table 135	
	19A				
			6 free addresses		
	19F				

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addresse
	1A0	yes	Clock_Prescaler	Table 136	
	1A1	yes	Flags_Direction	Table 138	
	1A2	yes	Flags_Polarity	Table 141	
	1A3	yes	Flags_source	Table 145	
	1A4	yes	Offset_compensation_prescaler	Table 146	
	1A5	yes	Driver_Config_part1	Table 147	
	1A6	yes	Driver_Config_part2	Table 148	
	1A7	yes	PLL_config	Table 151	
	1A8	yes	Backup_Clock_Status	Table 152	
	1A9	yes	SPI_config	Table 153	
	1AA	no	Trace_start	Table 154	
	1AB	no	Trace_stop	Table 155	
	1AC	no	Trace_config	Table 156	
	1AD	yes	Device_lock	Table 157	Main configuratio
"1000" /	1AE	no	Reset_behavior	Table 158	
ext_sel_mcr	1AF	-	Device_unlock	Table 159	registers
	1B0	-	Global_reset_code_part1	Table 160	
	1B1	-	Global_reset_code_part2	Table 161	
	1B2	no	Driver_Status	Table 162	
	1B3	-	SPI_error_code	Table 163	
	1B4	no	Interrupt_register_part1	Table 164	
	1B5	no	Interrupt_register_part2	Table 165	
	1B6	-	Device_Identifier	Table 167	
	1B7	-	Reset_source	Table 168	
	1B8				
	-				
	1BC				
	1BD	no	BIST_interface	Table 170	
	1BE	no			
	1BF	no			

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addressed
	1C0	yes	ls1_diag_config1	Table 172	
	1C1	yes	ls1_diag_config2	Table 173	
	1C2	yes	ls1_output_config	Table 174	
	1C3	yes	ls2_diag_config1	Table 172	
	1C4	yes	ls2_diag_config2	Table 173	
	1C5	yes	ls2_output_config	Table 174	
	1C6	yes	ls3_diag_config1	Table 172	
	1C7	yes	ls3_diag_config2	Table 173	
	1C8	yes	ls3_output_config	Table 174	
	1C9	yes	ls4_diag_config1	Table 172	
	1CA	yes	ls4_diag_config2	Table 173	
	1CB	yes	ls4_output_config	Table 174	
	1CC	yes	ls5_diag_config1	Table 172	
	1CD	yes	ls5_diag_config2	Table 173	
	1CE	yes	ls5_output_config	Table 174	
	1CF	yes	ls6_diag_config1	Table 172	
	1D0	yes	ls6_diag_config2	Table 173	diagnostics
"1…000" / ext_sel_diag	1D1	yes	ls6_output_config	Table 174	configuration
3	1D2	yes	ls7_diag_config1	Table 172	registers
	1D3	yes	ls7_diag_config2	Table 173	
	1D4	yes	ls7_output_config	Table 175	
	1D5	yes	ls8_diag_config1	Table 172	
	1D6	yes	ls8_diag_config2	Table 173	
	1D7	yes	Is8_output_config	Table 175	
	1D8	yes	hs1_diag_config1	Table 176	
	1D9	yes	hs1_diag_config2	Table 177	
	1DA	yes	hs1_output_config	Table 178	
	1DB	yes	hs2_diag_config1	Table 176	
	1DC	yes	hs2_diag_config2	Table 177	
	1DD	yes	hs2_output_config	Table 178	
	1DE	yes	hs3_diag_config1	Table 176	
	1DF	yes	hs3_diag_config2	Table 177	
	1E0	yes	hs3_output_config	Table 178	
	1E1	yes	hs4_diag_config1	Table 176	

Selection register [8:0]/chip select	Address (Hex)	Lock	Description	Table number	Area addresse
	1E3	yes	hs4_output_config	Table 178	
	1E4	yes	hs5_diag_config1	Table 176	
	1E5	yes	hs5_diag_config2	Table 177	
	1E6	yes	hs5_output_config	Table 178	
	1E7	yes	hs6_diag_config1	Table 176	
	1E8	yes	hs6_diag_config2	Table 177	
	1E9	yes	hs6_output_config	Table 178	
	1EA	yes	hs7_diag_config1	Table 176	
	1EB	yes	hs7_diag_config2	Table 177	
	1EC	yes	hs7_output_config	Table 178	
	1ED	-	err_uc0ch1_part1	Table 179	
	1EE	-	err_uc0ch1_part2	Table 180	
	1EF	-	err_uc0ch1_part3	Table 181	
	1F0	-	err_uc1ch1_part1	Table 179	
	1F1	-	err_uc1ch1_part2	Table 180	-
"1…000" /	1F2	-	err_uc1ch1_part3	Table 181	diagnostics
ext_sel_diag	1F3	-	err_uc0ch2_part1	Table 179	configuratio registers
	1F4	-	err_uc0ch2_part2	Table 180	
	1F5	-	err_uc0ch2_part3	Table 181	
	1F6	-	err_uc1ch2_part1	Table 179	
	1F7	-	err_uc1ch2_part2	Table 180	
	1F8	-	err_uc1ch2_part3	Table 181	
	1F9	-	err_uc0ch3_part1	Table 179	
	1FA	-	err_uc0ch3_part2	Table 180	
	1FB	-	err_uc0ch3_part3	Table 181	
	1FC	-	err_uc1ch3_part1	Table 179	
	1FD	-	err_uc1ch3_part2	Table 180	
	1FE	-	err_uc1ch3_part3	Table 181	
	1FF	yes	diagnostics_option	Table 182	
	200				
	_		511 free addresses		
	3FE				
N/A	3FF	no	Selection_register	Table 56	Selection Regi

## 8.3.1 Selection register (3FFh)

The selection register is a 4-bit register aimed to select, before starting the read/write operations toward a given address, which internal code RAM is accessed or to select all the other addresses (including the 3 data RAMs and all the registers).

### Table 56. selection\_register (3FFh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserved							comm. page Reserved sel						CRAM_ ch2_sel	CRAM_ ch1_sel
R/W				-				r/w	-					r/w	r/w	r/w
Lock		-								-				no	no	no
Reset				0000000	)			0	00000					0	0	0

Table 57 details the meaning of the 4 bits in this register. Not all possible values are allowed for this register.

### Table 57. Selection register

Selection register comm. page sel	Selection register CRAM chx	Element addressed
ʻ0'	"000"	Nothing selected. Further SPI operation, except for the one concerning this register is ignored.
ʻ0'	"001"	Channel 1 Code RAM selected
<b>'</b> O'	"010"	Channel 2 Code RAM selected
ʻ0'	"100"	Channel 3 Code RAM selected
ʻ0'	"011"	Write operation affects the Code RAM of channel 1 and 2. Read operation is not possible.
ʻ0'	"101"	Write operation affects the Code RAM of channel 1 and 3. Read operation is not possible.
ʻ0'	"110"	Write operation affects the Code RAM of channel 2 and 3. Read operation is not possible.
·O,	"111"	Write operation affects the all three channel's Code RAM. Read operation is not possible.
'1'	d.c.	Common page selected. The lower three bits are ignored. "100000000" is written to the register.

This selection register is accessible at address 3FFh and is the only register accessed anyway from the SPI, whatever the value of the selection register. This means address 3FFh can only be used for this purpose, even if any of the code RAMs is selected, so each 1024x16 code RAM in the MC33PT2000 can actually only store 1023 data. Note that 2 or 3 code RAMs can be written in parallel during normal mode.

# 8.3.2 Configuration register

## 8.3.2.1 Flash\_enable register

### Table 58. Flash\_enable (100h, 120h, 140h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name				F	Reserve	d				checksum _disable	flash_en able	pre flash_en able	en_dual_ uc	Reserved	chksum_irq _en	chksum_f ailure					
R/W		-								r/w	r	r/w	r/w	-	r/w	r					
Lock		-							yes, by pre flash enable	-	yes, by itself	yes, by pre flash enable	-	yes	-						
Reset		00000000								00000000					0	0	0	0	0	0	0

This is a 6 bit configuration register which includes the following parameters:

- · Checksum disable. If set, this bit disables the effects of a failed checksum, so microcore execution is not stopped
- Pre\_flash\_enable. This bit "freezes" the CRAM so the micro-controller cannot further modify the configuration code unless a specific unlock code is written into register unlock\_reg. It enables the signature\_unit (See Signature unit on page <u>72</u>)
- Flash\_enable. This bit enables the microcores. It can only be set by the signature\_unit after a successful checksum calculation
- En\_dual\_microcore. This bit is used to enable the dual microcore mode. Note that when using dual microcore ck\_per (refer to Table 136, Clock\_Prescaler (1A0h)) set to lower than three, there are some limitations regarding C/DRAM access.
- · Checksum\_irq\_en. If this bit is '1', an interrupt on the\_irq\_device pin is done in case a CRAM corruption detected
- Checksum\_failure. This bit sets to '1' when a mismatch is found between the calculated checksum and the checksum code stored in the appropriate registers (refer to Table 66, checksum\_h (108h, 128h, 148h) and Table 67, checksum\_l (109h, 129h, 149h)). This bit sets when a checksum calculation fails, even if the checksum is disabled. This bit resets each time the pre\_flash\_enable bit sets to '1' to lock the memory.

## 8.3.2.2 Control register microcore0

### Table 59. Ctrl\_reg\_uc0 (101h, 121h, 141h)

Bit	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1							
Name			Co	ntrol_regi	ster_Sha	red			Control_register							
R/W	configurable r or r/w									r/w						
Lock				n	0							n	0			
Reset	0000000											0000	0000			

 Control\_register: these 8 bits can be used to control the execution of the micro-program of uc0, providing control bits which can be read by the micro-program. For instance one bit could be used to enable/disable recharge pulses on the channel or to re-enable the actuation after an error condition has been detected.

Control\_register\_shared: according to a configuration bit stored in the "control\_register\_split" register (refer to Table 77, Dac\_rxtx\_cr\_config (112h, 132h, 152h)), these 8 bits can be used either as control (like the other 8 bits) or like status (like the status register, refer to Table 63, status\_reg\_uc0 (105h, 125h, 145h)and Table 64, status\_reg\_uc1 (106h, 126h, 146h)). In this case, they can only be read through the SPI, while they can be set by the "set control register bit" instruction.

## 8.3.2.3 Control register microcore1

	_		· ·		•														
Bit	15	14	13	12	11	10	9	8	7 6 5 4 3 2 1 0										
Name		Control_register_Shared									Control_register								
R/W	configurable r or r/w									r/w									
Lock	no											r	10						
Reset	0000000									0000000									

Table 60. ctrl\_reg\_uc1 (102h, 122h, 142h)

 Control register: these 8 bits can be used to control the execution of the micro-program of uc0, providing control bits which can be read by the micro-program itself. For instance one bit could be used to enable/disable recharge pulses on the channel or to re-enable the actuation after an error condition has been detected.

 Control register shared: according to a configuration bit stored in the "control register split" register (refer to Table 77, Dac\_rxtx\_cr\_config (112h, 132h, 152h)), these 8 bits can be used either as control (like the other 8 bits) or like status (like the status register, refer to Table 63, status\_reg\_uc0 (105h, 125h, 145h)and Table 64, status\_reg\_uc1 (106h, 126h, 146h)). In this case they can only be read through the SPI, while they can be set by the "set control register bit" instruction.

## 8.3.2.4 Start configuration register

These are two configuration registers where it is possible to configure the sensitivity of each microcore to the start signals. It is also possible to enable a smart start mode for each microcore (reference Programming Guide and Instruction Set).

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	start8_ sens_u c1	start7_ sens_u c1	start6_ sens_u c1	start5_ sens_u c1	start4_ sens_u c1	start3_ sens_u c1	start2_ sens_u c1	start1_ sens_u c1	start8_ sens_u c0	start7_ sens_u c0	start6_ sens_u c0	start5_ sens_u c0	start4_ sens_u c0	start3_ sens_u c0	start2_ sens_u c0	start1_ sens_u c0
R/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock	yes															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### Table 61. start\_config\_reg\_Part1 (103h, 123h, 143h)

### Table 62. start\_config\_reg\_Part2 (104h, 124h, 144h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							res	served							smart_ start_u c1	smart_ start_u c0
R/W								-							r/w	r/w
Lock								-							yes	yes
Reset							000	000000							0	0

· start1\_sens\_uc0: This bit is '1' if the uc0\_is sensitive to start1, '0' otherwise

- start2\_sens\_uc0: This bit is '1' if the uc0\_is sensitive to start2, '0' otherwise
- start3 sens uc0: This bit is '1' if the uc0 is sensitive to start3, '0' otherwise
- start4 sens uc0: This bit is '1' if the uc0 is sensitive to start4, '0' otherwise
- start5 sens uc0: This bit is '1' if the uc0 is sensitive to start5, '0' otherwise
- start6 sens uc0: This bit is '1' if the uc0 is sensitive to start6, '0' otherwise
- start7 sens uc0: This bit is '1' if the uc0 is sensitive to start7, '0' otherwise
- start8 sens uc0: This bit is '1' if the uc0 is sensitive to start8, '0' otherwise
- start1 sens uc1: This bit is '1' if the uc1 is sensitive to start1, '0' otherwise
- start2 sens uc1: This bit is '1' if the uc1 is sensitive to start2, '0' otherwise

- · start3\_sens\_uc1: This bit is '1' if the uc1\_is sensitive to start3, '0' otherwise
- start4 sens uc1: This bit is '1' if the uc1 is sensitive to start4, '0' otherwise
- start5 sens uc1: This bit is '1' if the uc1 is sensitive to start5, '0' otherwise
- start6 sens uc1: This bit is '1' if the uc1 is sensitive to start6, '0' otherwise
- start7\_sens\_uc1: This bit is '1' if the uc1\_is sensitive to start7, '0' otherwise
- start8 sens uc1: This bit is '1' if the uc1 is sensitive to start8, '0' otherwise
- smart\_start\_uc0: This bit is '1' if the smart start mode is enabled for uc0, '0' otherwise (reference Programming Guide and Instruction Set).
- smart\_start\_uc1: This bit is '1' if the smart start mode is enabled for uc1, '0' otherwise (reference Programming Guide and Instruction Set).

### 8.3.2.5 Status register microcore0

This 16-bit register is a read-only register and only provides information about the uc0\_status to the external microcontroller. The register can be used to exchange application dependent information (status bits, for instance regarding the execution phase of the micro-program, diagnostics results) between the microcore and the main microcontroller according to the way the micro-program is designed. The registers can be configured so they reset after a SPI read operation to the register (see Table 158, Reset\_Behavior (1AEh)).

### Table 63. status\_reg\_uc0 (105h, 125h, 145h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								status_	register							
R/W									r							
Lock									-							
Reset on read								config	urable							
Reset							0	0000000	0000000	0						

### 8.3.2.6 Status register microcore1

This 16-bit register is a read-only register and only provides information about the uc1\_status to the external microcontroller. The register can be used to exchange application dependent information (status bits, for instance regarding the execution phase of the micro-program) between the microcore and the main microcontroller according to the way the micro-program is designed. The registers can be configured so they reset after a SPI read operation to the register (see Table 158, Reset\_Behavior (1AEh)).

### Table 64. status\_reg\_uc1 (106h, 126h, 146h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								status_	register							
R/W								I	r							
Lock									-							
Reset on read								config	urable							
Reset							C	0000000	0000000	0						

## 8.3.2.7 Code\_width register

This 10-bit register provides the length of the section of the CRAM used to store the code. This information has two uses:

- It is used by the SPI interface to determine the length of the special burst transfer used for CRAM initialization (refer to See SPI protocol on page <u>77</u>).
- The signature unit computes the checksum only of the used part of the CRAM. This signature unit only works if the code with is bigger than 3 lines, if it is not the case signature unit has to be disabled (refer to Table 58, Flash\_enable (100h, 120h, 140h))

This allows the application not to write all the CRAM, but only the part which is really used.

### Table 65. code\_width (107h, 127h, 147h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Res	erved							code	width				
R/W				-							r,	/w				
Lock				-							У	es				
Reset			000	0000							00000	000000				

## 8.3.2.8 Checksum high register

This 16-bit register contains the 16 MSBs of the checksum of the code contained in the CRAM. The signature\_unit (refer to See Signature unit on page <u>72</u>) compares the result of its computation to this register and checksum\_l.

### Table 66. checksum\_h (108h, 128h, 148h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								checksı	ım_high							
R/W								r/	w							
Lock								ye	es							
Reset							C	0000000	0000000	0						

## 8.3.2.9 Checksum low register

This 16-bit register contains the 16 LSBs of the checksum of the code contained in the CRAM. The signature\_unit (refer to section See Signature unit on page <u>72</u>) compares the result of its computation to checksum\_h and this register.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								Checks	um_low							
R/W								r/	w							
Lock								ye	es							
Reset							C	0000000	0000000	0						

## 8.3.2.10 Microcore0 entry point address register

This 10-bit register contains the CRAM address of the first instruction to be executed by microcontroller0.

### Table 68. uc0\_entry\_point (10Ah, 12Ah, 14Ah)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Res	erved						e	entry_poi	nt_addre	SS		•	
R/W				-							r.	/w				
Lock				-							у	es				
Reset			000	0000							00000	001000				

### 8.3.2.11 Microcore1 entry point address register

This 10-bit register contains the CRAM address of the first instruction to be executed by uc1. This is done to allow the two microcores to execute completely independent microcodes (when the two entry point differ), while still having the capability to execute the same program in case the two entry points coincide.

Table 69. uc1\_entry\_point (10Bh, 12Bh, 14Bh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Res	erved						(	entry_poi	nt_addre	SS			
R/W				-							r	/w				
Lock				-							у	es				
Reset			000	0000							00000	001000				

## 8.3.2.12 Diagnostics interrupt routine address register

Table 70	. Diag_	_routine	e_addr (	10Ch, 1	2Ch, 14	Ch)	

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Rese	erved			diagnos	tics_rout	ine_addro	ess_uc1			diagnos	tics_rout	ine_addr	ess_uc0	
R/W			-				r/	w					r/	w		
Lock			-				ye	es					ye	es		
Reset		00	00				000	000					000	000		

• diagnostics\_routine\_address\_uc0. The complete address is "0000" & "diagnostics routine address uc0": this is the CRAM address of the first instruction of the interrupt routine to be executed by uc0\_when an automatic diagnostics exception is raised.

 diagnostics\_routine\_address\_uc1. The complete address is "0000" & "diagnostics routine address uc1": this is the CRAM address of the first instruction of the interrupt routine to be executed by uc1\_when an automatic diagnostics exception is raised.

## 8.3.2.13 Driver disabled interrupt routine address register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Rese	erved			driver_dis	sable_rou	itine_add	ress_uc1			driver_di	sable_rou	utine_add	lress_uc(	)
R/W			-				r/	w					r/	w		
Lock			-				ye	es					ye	es		
Reset		00	00				000	000					000	000		

#### Table 71. Driver\_disable\_routine\_addr (10Dh, 12Dh, 14Dh)

driver\_disable\_routine\_address\_uc0. The complete address is "0000" & "driver disable routine address uc0": This is the CRAM address
of the first instruction of the interrupt routine to be executed by uc0\_when a disabled driver or cksys missing exception is raised.

driver\_disable\_routine\_address\_uc1. The complete address is "0000" & "driver disable routine address uc1": This is the CRAM address
of the first instruction of the interrupt routine to be executed by uc1\_when a disabled driver or cksys missing exception is raised.

The following events can trigger this interrupt (all configurable):

- DrvEn pin going low
- UV\_VCCP
- UV\_VCC5
- UV\_VBOOST
- · cksys missing
- Overtemperature

### 8.3.2.14 Software interrupt routine address register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	sw_irq_fall ing_edge_ start_uc1	sw_irq_risi ng_edge_ start_uc1	sw_irq_falli ng_edge_ start_uc0	sw_irq_risi ng_edge_ start_uc0		are_inte	errupt_r	outine_	addres	s_uc1	softw	/are_int	errupt_r	outine_	address	s_uc0
R/W	r/w	r/w	r/w	r/w	r/w								r/	w		
Lock	yes	yes	yes	yes	yes								y	es		
Reset	0	0	0	0	000000								000	000		

Table 72. Sw\_interrupt\_routine\_addr (10Eh, 12Eh, 14Eh)

software\_interrupt\_routine\_address\_uc0. The complete address is "0000" & "software interrupt routine address uc0": This is the CRAM
address of the first instruction of the interrupt routine to be executed by uc0 when a software interrupt is requested.

• software\_interrupt\_routine\_address\_uc1. The complete address is "0000" & "software interrupt routine address uc1": This is the CRAM address of the first instruction of the interrupt routine to be executed by uc1\_when a software interrupt is requested.

• sw\_irq\_rising\_edge\_start\_uc0. When this bit is set to '1', the software interrupt 0 is generated towards microcore 0 if a rising edge is detected on the gen\_start signal. When set to '0', no software interrupt is required.

• sw\_irq\_falling\_edge\_start\_uc0. When this bit is set to '1', the software interrupt 0 is generated towards microcore 0 if a falling edge is detected on the gen\_start signal. When set to '0', no software interrupt is required.

• sw\_irq\_rising\_edge\_start\_uc1. When this bit is set to '1', the software interrupt 1 is generated towards microcore 1 if a rising edge is detected on the gen\_start signal. When set to '0', no software interrupt is required.

• sw\_irq\_falling\_edge\_start\_uc1. When this bit is set to '1', the software interrupt 1 is generated towards microcore 1 if a falling edge is detected on the gen\_start signal. When set to '0', no software interrupt is required.

## 8.3.2.15 Microcore0 interrupt status register

This 13-bit register stores the information about the interrupt currently being served by uc0. If no interrupt is being served, this register is cleared.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved	interrupt_ro utine_in_pro gress	i	irq_sou	irce					iret_a	ddress				
R/W	-		r		r r											
Lock	-		no		no						r	סו				
Reset	0	0	0		000	)					11111	111111				

#### Table 73. uc0\_irq\_status (10Fh, 12Fh, 14Fh)

• Interrupt\_routine\_in\_progress: '1' when an interrupt is being served.

- Irq\_source:
  - "000": serving start rising edge interrupt
  - "001": serving driver disable interrupt request
  - "010": serving automatic diagnostics interrupt request
  - "011": serving start falling edge interrupt
  - "100": serving software interrupt request 0
  - "101": serving software interrupt request 1
  - "110": serving software interrupt request 2
  - "111": serving software interrupt request 3
- · Iret\_address: the value of the return address after the interrupt is served.

The return address after an interrupt is always the address where the code execution would continue if no interrupt had occurred. For wait and conditional jump instructions, the address is defined considering the status of the feedback at the moment the interrupt request took place.

## 8.3.2.16 Microcore1 interrupt status register

This 13-bit register stores the information about the interrupt currently being served by uc1. If no interrupt is being served, this register is cleared.

### Table 74. uc1\_irq\_status (110h, 130h, 150h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved	interrupt_ro utine_in_pro gress		irq_sou	irce					iret_a	ddress				
R/W		-	r		r							r				
Lock		-	no		no						r	סו				
Reset	0	0	0		000						1111	111111				

• Interrupt\_routine\_in\_progress: '1' when an interrupt is being served.

- Irq\_source:
  - "000": serving start rising edge interrupt
  - "001": serving driver disable interrupt request
  - "010": serving automatic diagnostics interrupt request
  - "011": serving start falling edge interrupt
  - "100": serving software interrupt request 0
  - "101": serving software interrupt request 1
  - "110": serving software interrupt request 2
  - "111": serving software interrupt request 3
- Iret\_address: the value of the return address after the interrupt is served.

The return address after an interrupt is always the address where the code execution would continue if no interrupt had occurred. For wait and conditional jump instructions, the address is defined considering the status of the feedback at the moment the interrupt request took place.

# 8.3.2.17 Counter 3 and 4 prescaler register

			•	•		,										
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	C	counter_4_per_uc1 counter_3_per_uc1							C	counter_4	_per_uc(	)	с	ounter_:	3_per_uc	0
R/W		r/	w			r/	W			r/	w			r.	/w	
Lock		ye	es			ye	es			ye	es			У	es	
Reset		00	00			00	00			00	00			00	000	

#### Table 75. Counter\_34\_prescaler (111h, 131h, 151h)

The counter 3 and 4 of both microcores uses a clock whose period can be programmed to be a multiple of the ck period. Note that the actual ratio is according to Table 76, Counter prescaler.

Example:

cksys set to 24 MHz (default) with ck\_per = 3, resulting with ck at 6.0 MHz

counter\_4\_per\_uc1 = 0010b -> prescaler of 3

counter4\_freq = ck /counter\_Y\_per\_ucx = 6.0 MHz /3 = 2.0 MHz

### Table 76. Counter prescaler

counter_3/4_per_ucx	Prescaler
0000	1
0001	2
0010	3
0011	4
0100	5
0101	6
0110	7
0111	8
1000	9
1001	10
1010	11
1011	12
1100	13
1101	14
1110	15
1111	16

## 8.3.2.18 DAC Rxtx configuration register

Each microcore can only access four out of six current measurement channel DACs via the internal address map. In addition, either the two special DACs of current measurement channel five or six can be used. The two DACs linked to their own channel can always be addressed via sssc and ossc. In addition, the two DACs of one other channel can be addressed via the ssoc and osoc parameter. It can be decided by register bits or microcode instruction slocdac for each microcore, which of the two other channels (next channel or previous channel), DACs are accessible and if DACs H and NEG of channel five or six are accessible.

Only one microcore can be addressed at the same time in the channel communication register (rxtx register in the memory map). This can be decided by register bits or microcode instruction sl56dac.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved	rxtx_	rxtx_link_sel_uc1		rxtx_	_link_sel_	_uc0	Rese	erved	dac56_ sel_uc1	dac56_ sel_uc0		oc_dac _sel_uc 0		CR_sh ared_u c0
R/W		-		r/w			r/w			-	r/w	r/w	r/w	r/w	r/w	r/w
Lock		-		no			no			-	no	no	no	no	yes	yes
Reset	0	0		000			000		0	0	0	0	0	0	0	0

Table 77. Dac\_rxtx\_cr\_config (112h, 132h, 152h)

• CR\_shared\_uc0: if set to '0', all 16 of the bits of the control register uc0\_are used as control bits. If set to '1', the 8 MSBs of the control register (control register shared) are used as status bits.

- oc\_dac\_sel\_uc0: selects the other dac for microcore 0.
  - '0', channel 1: ssoc refers to dac3, osoc refers to dac4 (next channel = 2)
  - '0', channel 2: ssoc refers to dac5, osoc refers to dac6 (next channel = 3)
  - '0', channel 3: ssoc refers to dac1, osoc refers to dac2 (next channel = 1)
  - '1', channel 1: ssoc refers to dac5, osoc refers to dac6 (prev. channel = 3)
  - '1', channel 2: ssoc refers to dac1, osoc refers to dac2 (prev. channel = 1)
  - '1', channel 3: ssoc refers to dac3, osoc refers to dac4 (prev. channel = 2)
- oc dac sel uc1: selects the other dac for microcore 1.
- '0', channel 1: ssoc refers to dac4, osoc refers to dac3 (next channel = 2)
- '0', channel 2: ssoc refers to dac6, osoc refers to dac5 (next channel = 3)
- '0', channel 3: ssoc refers to dac2, osoc refers to dac1 (next channel = 1)
- '1', channel 1: ssoc refers to dac6, osoc refers to dac5 (prev. channel = 3)
- '1', channel 2: ssoc refers to dac2, osoc refers to dac1 (prev. channel = 1)
- '1', channel 3: ssoc refers to dac4, osoc refers to dac3 (prev. channel = 2)
- dac56\_sel\_ucX: selects the dac5/6 for microcore X.
  - '0': dac56h56n refers to dac5
  - '1': dac56h56n refers to dac6

#### Table 78. Other dac configuration

Microcore	dac sssc	dac ossc	oc_dac_sel_ucX =	='0' (next channel)	oc_dac_sel_ucX ='1	' (previous channel)
MICIOCOTE	uac sssc	uac osse	dac ssoc	dac osoc	dac ssoc	dac osoc
uc0, channel 1	dac1	dac2	dac3	dac4	dac5	dac6
uc1, channel 1	dac2	dac1	dac4	dac3	dac6	dac5
uc0, channel 2	dac3	dac4	dac5	dac6	dac1	dac2
uc1, channel 2	dac4	dac3	dac6	dac5	dac2	dac1
uc0, channel 3	dac5	dac6	dac1	dac2	dac3	dac4
uc1, channel 3	dac6	dac5	dac2	dac1	dac4	dac3

<sup>•</sup> CR\_shared\_uc1: if set to '0', all 16 of the bits of the control register uc1\_are used as control bits. If set to '1', the 8 MSBs of the control register (control register shared) are used as status bits.

- rxtx\_link\_sel\_ucX: selects the target for the channel communication register (rxtx) in the internal memory map for microcore X (can also be done using the 'stcrt instruction').
  - '0': same uc same channel (sssc)
  - '1': other uc same channel (ossc)
  - '2': same uc next channel (ssnc)
  - '3': other uc next channel (osnc)
  - '4': sum of highest 4 bits of all rxtx registers (sumh)
  - · '5': sum of second highest 4 bits of all rxtx registers (suml)
  - '6': same uc previous channel (sspc)
  - '7': other uc previous channel (ospc)

### Table 79. Rxtx register link configuration

Microcore	SSSC	ossc	ssnc	osnc	sspc	ospc
uc0, channel 1	uc0Ch1	uc1Ch1	uc0Ch2	uc1Ch2	uc0Ch3	uc1Ch3
uc1, channel 1	uc1Ch1	uc0Ch1	uc1Ch2	uc0Ch2	uc1Ch3	uc0Ch3
uc0, channel 2	uc0Ch2	uc1Ch2	uc0Ch3	uc1Ch3	uc0Ch1	uc1Ch1
uc1, channel 2	uc1Ch2	uc0Ch2	uc1Ch3	uc0Ch3	uc1Ch1	uc0Ch1
uc0, channel 3	uc0Ch3	uc1Ch3	uc0Ch1	uc1Ch1	uc0Ch2	uc1Ch2
uc1, channel 3	uc1Ch3	uc0Ch3	uc1Ch1	uc0Ch1	uc1Ch2	uc0Ch2

## 8.3.2.19 Unlock word register

The actuation channel execution can be stopped by writing the unlock code at this SPI address. The unlock code is "1011111011101111" (binary) or "BEEF" (hexadecimal). As this is not a register, no SPI read operations can be performed at this address.

### Table 80. Unlock\_word (113h, 133h, 153h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								Unlock	_word							
R/W																
Lock								n	0							
Reset								-	-							

# 8.3.3 IO configuration registers

## 8.3.3.1 Feedback microcore sensitivities registers

These 12 registers (two for each microcore). Select the feedback to which each microcore is sensitive (e.g. configures if ucX chY is sensitive to V<sub>DS</sub> errors on HS1).

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserv ed	Hs7_V src_se ns	Hs6_V src_se ns	Hs5_V src_se ns	Hs4_V src_se ns	Hs3_V src_se ns	Hs2_V src_se ns	Hs1_V src_se ns	Reserv ed	Hs7_V sd_sen s	Hs6_V sd_sen s	Hs5_V sd_sen s	Hs4_V sd_sen s	Hs3_V sd_sen s	Hs2_V sd_sen s	Hs1_V sd_sen s
R/W	-	r/w	-	r/w												
Lock	-	yes	-	yes												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 81. Fbk\_sens\_ucxchy\_part1 (154h, 156h, 158h, 15Ah, 15Ch, 15Eh)

### Table 82. Fbk\_sens\_ucxchy\_part2 (155h, 157h, 159h, 15Bh, 15Dh, 15Fh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				Rese	erved				Ls8_Vd s_sens	Ls7_V ds_sen s				Ls3_Vd s_sens	Ls2_Vd s_sens	Ls1_V ds_sen s
R/W					-				r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock					-				yes	yes	yes	yes	yes	yes	yes	yes
Reset				0000	0000				0	0	0	0	0	0	0	0

### 8.3.3.2 Microcores output access registers

These six registers are designed to provide access rights to manage the control signals (output\_command,  $V_{DS}$  threshold,  $V_{SRC}$  threshold, fw auto, en\_halt\_x) of each output block to the required microcores. Each bit controls the access from one microcore to manage the control signals of an output: if the value is set to 1, the microcore can drive the control signals (output\_command,  $V_{DS}$  threshold,  $V_{SRC}$  threshold, fw auto, en\_halt\_x), otherwise access is denied.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Acc_uc X_chY _ls8	Acc_uc X_chY _ls7	Acc_uc X_chY _ls6	Acc_uc X_chY _ls5	Acc_uc X_chY _ls4	Acc_uc X_chY _ls3	Acc_uc X_chY _ls2	Acc_uc X_chY _ls1	Reserv ed	Acc_uc X_chY _hs7	Acc_uc X_chY _hs6	Acc_uc X_chY _hs5	Acc_uc X_chY _hs4	Acc_uc X_chY _hs3	Acc_uc X_chY _hs2	Acc_uc X_chY _hs1
R/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	-	r/w						
Lock	yes	-	yes													
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 83. Out\_acc\_ucx\_chy (160h, 161h, 162h, 163h, 164h, 165h)

The requests coming from the microcores are not continuous; instead the microcores perform a request each time a change to a control signal (output\_command,  $V_{DS}$  threshold,  $V_{SRC}$  threshold, fw auto, en\_halt\_x) is required. If multiple microcores have access to the same output block, as a shared resource, this block is able to handle the collision: if more than one microcore wants to change one of the control signals in the same ck cycle, priorities are used as defined in Table 84, Out\_acc\_ucxchy collision handling.

If one of the microcores which have access to a pre-driver not locked, the other microcore can switch on the pre-driver for only one ck cycle maximum. After one ck cycle the output is switched off again, because this request comes from the disabled microcore. This is a safety feature of the device. If requests to change a control signal are received from different microcores (assuming both have access rights) in different ck cycles, all the requested changes are applied in sequence.

Microcore	Priority
uc0-ch1	1 (highest)
uc1-ch1	2
uc0-ch2	3
uc1-ch2	4
uc0-ch3	5
uc1-ch3	6 (lowest)

### Table 84. Out\_acc\_ucxchy collision handling

### 8.3.3.3 Microcore current sense access registers

This register is designed to provide access rights to manage the control signals (DAC value, Opamp gain, Ofscomp request) of each current measure block to the required microcores. Each bit controls the access from one microcore to manage the control signals of a current measure block: if the value is set to 1, the microcore can drive those input signals, otherwise access is denied.

The pins of the current measurement channel 4 are multiplexed with digital IO pins. The current measurement function is activated via the flags\_source (refer to Table 145, Flag\_source (1A3h)) and flags\_direction register (refer to Table 138, Flag\_direction (1A1h)). Current measure blocks 5 and 6 are different, as it requires 3 DAC values instead of just one as in the others. The "acc ucX chY curr 5/6L" bits grants access to all the control signals (DAC value 5/6L, ofscmp request, opamp gain) save for the DAC values 5/6H and 5/6Neg, which are controlled by the "acc ucX chY curr 5/6H 5/6Neg" bits.

Table 8:	5. Cur_	рюск_а	ccess_	part'i cr	anner	(1001)									
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	Ī
Name	acc_uc 1_ch1_ curr6H _6Neg	acc_uc 1_ch1_ curr6L	acc_uc 1_ch1_ curr5H _5Neg	acc_uc 1_ch1_ curr5L	acc_uc 1_ch1_ curr4	acc_uc 1_ch1_ curr3	acc_uc 1_ch1_ curr2	acc_uc 1_ch1_ curr1	acc_uc 0_ch1_ curr6H _6Neg	acc_uc 0_ch1_ curr6L	acc_uc 0_ch1_ curr5H _5Neg	acc_uc 0_ch1_ curr5L	acc_uc 0_ch1_ curr4	acc_uc 0_ch1_ curr3	
R/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	
Lock	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	Ī

0

0

Table 85. Cur\_block\_access\_part1 channel1 (166h)

Table 86. Cur\_block\_access\_part2 channel2 (167h)

0

0

0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	acc_uc 1_ch2_ curr6H _6Neg	acc_uc 1_ch2_ curr6L	acc_uc 1_ch2_ curr5H _5Neg	acc_uc 1_ch2_ curr5L	acc_uc 1_ch2_ curr4	acc_uc 1_ch2_ curr3	acc_uc 1_ch2_ curr2	acc_uc 1_ch2_ curr1	acc_uc 0_ch2_ curr6H _6Neg	acc_uc 0_ch2_ curr6L	acc_uc 0_ch2_ curr5H _5Neg	acc_uc 0_ch2_ curr5L	acc_uc 0_ch2_ curr4	acc_uc 0_ch2_ curr3	acc_uc 0_ch2_ curr2	acc_uc 0_ch2_ curr1
R/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

0

0

0

0

0

0

0

Reset

0

0

1

acc uc

0 ch1

curr2

r/w

yes

0

0

acc uc

0 ch1

curr1

r/w

yes

0

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	acc_uc 1_ch3_ curr6H _6Neg	acc_uc 1_ch3_ curr6L	acc_uc 1_ch3_ curr5H _5Neg	acc_uc 1_ch3_ curr5L	acc_uc 1_ch3_ curr4	acc_uc 1_ch3_ curr3	acc_uc 1_ch3_ curr2	acc_uc 1_ch3_ curr1	acc_uc 0_ch3_ curr6H _6Neg	acc_uc 0_ch3_ curr6L	acc_uc 0_ch3_ curr5H _5Neg	acc_uc 0_ch3_ curr5L	acc_uc 0_ch3_ curr4	acc_uc 0_ch3_ curr3	acc_uc 0_ch3_ curr2	acc_uc 0_ch3_ curr1
R/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 87. Cur\_block\_access\_part3 channel3 (168h)

The requests coming from the microcores are not continuous, but they perform a request each time a change to a control signal (Dac, opamp gain, ofscmp request) is required. If multiple microcores have access to the same current measure block, as a shared resource, this block is able to handle the collision: if more than one microcore wants to change one of the control signals in the same moment, only one of the requested values is applied. If requests to change a control signal are received from different microcores (assuming both have access rights) in different ck cycles, all the requested changes are applied in sequence.

## 8.3.3.4 Freewheeling link register

Due to some HS pre-driver having two possible fw slaves, there is the need to select which of the links is affected by the stfw instruction (refer to programming guide for more details on this instruction). This configuration is done in the fw\_link register.

Table	88.	Fw	link	(169h)
				····/

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserve d	Flag3_f w_link	Flag2_f w_link	Flag1_f w_link	Flag0_f w_link	Rese	erved	Hs7_f w_link	Reserv ed	Ls7_fw _link	Ls6_fw _link	Ls5_fw _link	Ls4_fw _link	Ls3_fw _link	Ls2_fw _link	Ls1_fw _link
R/W	-	r/w	r/w	r/w	r/w		-	r/w	-	r/w						
Lock	-	yes	yes	yes	yes		-	yes	-	yes						
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Ls1\_fw\_link: if set, the Ls1 is driven as a fw relative to Hs1, when activated via stfw instruction.

• Ls2\_fw\_link: if set, the Ls2 is driven as a fw relative to Hs2, when activated via stfw instruction.

• Ls3 fw link: if set, the Ls3 is driven as a fw relative to Hs3, when activated via stfw instruction.

• Ls4 fw link: if set, the Ls4 is driven as a fw relative to Hs4, when activated via stfw instruction.

• Ls5 fw link: if set, the Ls5 is driven as a fw relative to Hs5, when activated via stfw instruction.

• Ls6 fw link: if set, the Ls6 is driven as a fw relative to Hs6, when activated via stfw instruction.

• Ls7 fw link: if set, the Ls7 is driven as a fw relative to Hs7, when activated via stfw instruction.

• Hs7\_fw\_link: if set, the Hs7 is driven as a fw relative to Hs1, when activated via stfw instruction.

• Flag0 fw link: if set, the Flag0 is driven as a fw relative to Hs4, when activated via stfw instruction.

• Flag1 fw link: if set, the Flag1 is driven as a fw relative to Hs5, when activated via stfw instruction.

• Flag2 fw link: if set, the Flag2 is driven as a fw relative to Hs6, when activated via stfw instruction.

• Flag3 fw link: if set, the Flag3 is driven as a fw relative to Hs7, when activated via stfw instruction.

#### Table 89. Freewheeling link register

Freewheeling pre-driver output	Related pre-driver high-side
LS1	HS1
LS2	HS2
LS3	HS3
LS4	HS4
LS5	HS5
LS6	HS6
LS7	HS7
Flag0	HS4
Flag1	HS5
Flag2	HS6
Flag3	HS7

## 8.3.3.5 Freewheeling external request configuration register

After the freewheeling configuration (see Table 89, Freewheeling link register) it is possible to activate automatic freewheeling by writing the corresponding bit of this register even when the microcode is not running. This can also be enabled by the stfw instruction.

### Table 90. Fw\_external\_request (16ah)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Reserved				Hs7_f w_en	Hs6_f w_en	Hs5_f w_en	Hs4_f w_en	Hs3_f w_en	Hs2_f w_en	Hs1_f w_en	
R/W					-				r/w							
Lock					-				yes							
Reset				C	0000000	0				0	0	0	0	0	0	0

• Hs1 fw en: if set, the fw relative to Hs1 is activated, otherwise the status is defined by the microcore request (see stfw instruction).

• Hs2\_fw\_en: if set, the fw relative to Hs2 is activated, otherwise the status is defined by the microcore request (see stfw instruction).

• Hs3\_fw\_en: if set, the fw relative to Hs3 is activated, otherwise the status is defined by the microcore request (see stfw instruction).

• Hs4\_fw\_en: if set, the fw relative to Hs4 is activated, otherwise the status is defined by the microcore request (see stfw instruction).

Hs5\_fw\_en: if set, the fw relative to Hs5 is activated, otherwise the status is defined by the microcore request (see stfw instruction).

Hs6\_fw\_en: if set, the fw relative to Hs6 is activated, otherwise the status is defined by the microcore request (see stfw instruction).

• Hs7\_fw\_en: if set, the fw relative to Hs7 is activated, otherwise the status is defined by the microcore request (see stfw instruction).



Figure 32. Automatic freewheeling example

## 8.3.3.6 V<sub>DS</sub> and V<sub>SRC</sub> threshold selection

Each comparator threshold is expressed on 4 bits. These registers can be written through the SPI. The microcores can change the value of each field at runtime, provided they have the access right to control the related output (refer to Table 83, Out\_acc\_ucx\_chy (160h, 161h, 162h, 163h, 164h, 165h)).

### Table 91. Vds\_threshold\_hs\_Part1 (16Bh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Vds_t	hr_Hs4			Vds_th	nr_Hs3			Vds_tł	nr_Hs2			Vds_th	nr_Hs1	
R/W		r,	/w			r/	w			r/	w			r/	w	
Lock		r	าด			n	0			n	0			n	0	
Reset		00	000			00	00			00	00			00	00	

### Table 92. Vds\_threshold\_hs\_Part2 (16Ch)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Res	erved			Vds_th	ır_Hs7			Vds_tł	nr_Hs6			Vds_th	nr_Hs5	
R/W			-			r/\	N			r/	w			r/	w	
Lock			-			n	0			n	10			n	0	
Reset		00	000			00	00			00	000			00	00	

### Table 93. Vsrc\_threshold\_hs\_Part1 (16Dh)

Bit	15	14	13	12	11	109Vsrc_thr_Hs3		8	7	6	5	4	3	2	1	0
Name		Vsrc_t	hr_Hs4			Vsrc_t	hr_Hs3			Vsrc_t	hr_Hs2			Vsrc_tl	hr_Hs1	
R/W		r/w r/w								r/	w			r/	w	
Lock		r	סו			n	0			n	0			n	0	
Reset		00	000			00	00			00	00			00	00	

### Table 94. Vsrc\_threshold\_hs\_Part2 (16Eh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Res	erved			Vsrc_th	nr_Hs7			Vsrc_t	hr_Hs6			Vsrc_th	nr_Hs5	
R/W			-			r/	w			r/	′w			r/	w	
Lock			-			n	0			n	10			n	0	
Reset		00	000			00	00			00	000			00	00	

Note that when reading back this register, what is actually read from the SPI is not the content of the register, but the real configuration of the thresholds, in particular the HSx Vsrc thresholds. (see See Bootstrap switch control on page <u>58</u>).

hsx_vds/src_threshold(3:0)	Threshold voltage HS VDS / HS VSRC (V)
0000	0.00
1001	0.10
1010	0.20
1011	0.30
1100	0.40
0001	0.50
0010	1.0
0011	1.5
0100	2.0
0101	2.5
0110	3.0
0111	3.5

### Table 95. Vsrc\_threshold\_hs and vds\_threshold\_hs value

## Table 96. Vds\_threshold\_Is\_Part 1 (16Fh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Vds t	hr Ls4			Vds tl	hr Ls3			Vds tl	hr Ls2			Vds tl	nr Ls1	
R/W		r,	/w			r/	w			r/	w			r/	w	
Lock		r	10			n	0			n	10			n	0	
Reset		00	000			00	00			00	00			00	00	

### Table 97. Vds\_threshold\_ls\_Part 2 (170h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Vds t	hr Ls8			Vds tł	hr Ls7			Vds tl	nr Ls6			Vds tł	nr Ls5	
R/W		r,	/w			r/	w			r/	w			r/	w	
Lock		r	10			n	0			n	0			n	0	
Reset		00	000			00	00			00	00			00	00	

lsx_vds _threshold(3:0)	Threshold Voltage LS V <sub>DS</sub> (V)
0000	0.00
1001	0.10
1010	0.20
1011	0.30
1100	0.40
0001	0.50
0010	1.0
0011	1.5
0100	2.0
0101	2.5
0110	3.0
0111	3.5

Table 98. Vds\_threshold\_ls value

### 8.3.3.7 Slew rate high-side and low-side selection register

These registers store the slew rate configuration value for each output driver. The microcores can change the value of each field at runtime, provided they have the access right to control the related output (refer to Table 83, Out\_acc\_ucx\_chy (160h, 161h, 162h, 163h, 164h, 165h)). Each output has the same slew rate for the rising and falling edge, save for the low-side 7 and 8.

Table 99.	Hs_slewrate	(171h)
-----------	-------------	--------

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved	slewrate_hs7 r/w		slewra	te_hs6	slewra	te_hs5	slewra	te_hs4	slewra	te_hs3	slewra	te_hs2	slewra	te_hs1
R/W	-	-	r/w		r/	w										
Lock	-	-	n	0	n	0	n	0	n	0	n	0	n	0	n	0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	C	0	0	0

Refer to Table 22 for the slew rates values.

### Table 100. Ls\_slewrate\_Part 1 (172h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Rese	erved		slewra	ate_ls6	slewra	ite_ls5	slewra	ite_ls4	slewra	ate_ls3	slewra	ate_ls2	slewra	ite_ls1
R/W	-				r/	w										
Lock		-	-		n	0	n	0	n	0	n	10	n	0	n	0
Reset		0000			0	0	0	0	0	0	C	0	0	0	0	0

Refer to Table 25 for slew rates values.

### Table 101. Ls\_slewrate\_Part 2 (173h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				Rese	erved				slewrate sir		slewrate Ilir		slewrate sii		slewrate alli	
R/W					-				r/\	w	r/v	N	r/	w	r/v	w
Lock					-				n	0	n	0	n	0	n	0
Reset				0000	0000				0	0	0	0	0	0	0	0

Refer to Table 28 and Table 29 for slew rates values.

### 8.3.3.8 Offset compensation results registers

It is possible to measure the offset of each current measure block, including opamp, DAC and comparator; for current measure block 5 and 6, only comparator 5L and 6L, the relative opamp, and the DAC 5L and 6L are considered. The measured offset is automatically compensated during normal operation. The compensation must be enabled by the microcores (when the input current to the current measurement block is 0) with the "stoc" instruction (refer to programming user guide).

The offset can be read through the SPI registers. It is also possible to change the value compensated by writing these registers. If the offset compensation is requested by microcores, it starts from the precedent result (or from the data forced through the SPI). As the offset can be both positive and negative, all the values in these registers are represented as two's complement.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved	Sign_offset_cur2		0	ffset_cu	r2		Rese	erved	Sign_offset_cur1		Of	fset_cı	ur1	
R/W	-	-	r/w			r/w				-	r/w			r/w		
Lock	-	-	no			no				-	no			no		
Reset	0	0	0	00000					0	0	0			00000		

#### Table 102. Offset\_compensation12 (174h)

#### Table 103. Offset\_compensation34 (175h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved	Sign_offset_cur4		0	ffset_cu	ır4		Rese	erved	Sign_offset_cur3		Of	fset_c	ur3	
R/W		-	r/w		r/w				-		r/w			r/w		
Lock	-	-	no	no				-		no			no			
Reset	0	0	0			00000			0	0	0			00000	)	

#### Table 104. Offset\_compensation56 (176h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved	Sign_offset_cur6L		Of	fset_cu	r6L		Rese	erved	Sign_offset_cur5L		Off	set_cu	ır5L	
R/W		-	r/w	r/w					-	-	r/w			r/w		
Lock		-	no	no					-	-	no			no		
Reset	C	0	0	00000					0	0	0			00000		

The offset values are stored in registers using the two's complement notation. The values can range from -32 to 31. The value is then converted to sign-module notation before being transferred to the analog section.

## 8.3.3.9 ADC conversion results registers

It is possible to use the current measure block to perform an ADC conversion. A conversion is performed when requested by a microcore (reference Programming Guide and Instruction Set) with the correct access rights (refer to Table 83, Out\_acc\_ucx\_chy (160h, 161h, 162h, 163h, 164h, 165h)). The DAC5L and 6L is used when performing an ADC conversion using current measurement channel 5 and 6.

A signal path via the OAx multiplexer, a track and hold circuit, the OAx amplifier, and the DACfb multiplexer is used for ADC mode. While using ADC mode on current measurement channel 1 and 3, the OA1 output is blocked. While using ADC mode on channel 2 or 4, the OA2 output is blocked, and while using ADC mode on channel 5 or 6, the OA3 output is blocked (see Figure 20). The OAx multiplexer must be set to the right input and the OAx output must be enabled manually. The OAx amplifier is set to a gain of 1.0 automatically. It is not possible to do ADC conversion at the same time at channel 1 and 3, on channel 2 and 4, or on channel 5 and 6.

The conversion takes 11 ck\_ofscmp clock cycles (refer to Table 146, Ck\_ofscmp\_Prescaler(1A4h)). 4 ck\_ofscmp clock cycles are needed for the first bit, because the OAx amplifier output has to settle first after changing the gain. After the first bit 1, a clock cycle is needed for every of the 7 following bits. The PT2000 has a "track and hold" circuit for the ADC mode. The switch of the track and hold circuit is opened before the ADC conversion starts and is closed again when ADC mode is switched off. The result of the conversion is stored in the corresponding adc register after the conversion is finished. It is available to the microcore as long as the ADC mode is on and available via the SPI register until the next ADC conversion is started.

To trigger a new conversion, switch off the ADC mode and switch it on again, note that a minimum of 1 ck\_ofscmp clock cycle is needed between "stadc on" and "stadc off" (reference Programming Guide and Instruction Set). The result can be read via the SPI registers (Table 105, Adc12\_results (177h), Table 106, Adc34\_results (178h), and Table 107, Adc56\_results (179h)).

### Table 105. Adc12\_results (177h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Name	conversion_2_value									conversion_1_value								
R/W					r			r										
Lock	no									no								
Reset	1000000									1000000								

#### Table 106. Adc34\_results (178h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	conversion_4_value									conversion_3_value									
R/W	r									r									
Lock		no									no								
Reset		1000000									1000000								

#### Table 107. Adc56\_results (179h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	conversion_6_value									conversion_5_value									
R/W		r									r								
Lock		no									no								
Reset		1000000									1000000								
### 8.3.3.10 Current filters configuration registers

The 10 current feedback are filtered before feeding them to the microcores. The filters of all the current feedback are independent.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Filter_Ty pe2	Rese	erved		Filt	er_lengt	h_2	·	Filter_Ty pe1	Res	erved		Filt	er_lengt	h_1	
R/W	r/w		-			r/w			r/w		-			r/w		
Lock	yes		-			yes			yes		-			yes		
Reset	0	0	0			00001			0	(	00			00001		

### Table 108. Current\_filter12 (17Ah)

### Table 109. Current\_filter34 (17Bh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Filter_Typ e4	Rese	erved		Filt	er_lengt	h_4		Filter_Ty pe3	Res	erved		Filt	er_lengt	h_3	
R/W	r/w		-			r/w			r/w		-			r/w		
Lock	yes		-			yes			yes		-			yes		
Reset	0	0	00			00001			0	(	00			00001		

### Table 110. Current\_filter5l5h (17Ch)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Filter_Type5 H	Rese	erved		Filte	r_length	1_5H		Filter_Typ e5L	Rese	erved		Filte	r_length	n_5L	
R/W	r/w	-	-			r/w			r/w		-			r/w		
Lock	yes	-				yes			yes		-			yes		
Reset	0	0	0			00001			0	C	0			00001		

### Table 111. Current\_filter6l6h (17Dh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Filter_Type6 H	Rese	erved		Filte	r_length	n_6H		Filter_Typ e6L	Rese	erved		Filte	r_length	1_6L	
R/W	r/w	-	-	r/w r/w - r/w												
Lock	yes	-	-			yes			yes		-			yes		
Reset	0	0	0			00001			0	0	0			00001		

### Table 112. Current\_filter5neg6neg (17Eh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Filter Type 6Neg	Rese	erved		Filter length 6Neg					Res	erved		Filter	length	5Neg	
R/W	r/w		-			r/w			r/w		-			r/w		
Lock	yes		-			yes			yes		-			yes		
Reset	0	0	0			00001			0	(	00			00001		

- Filter\_type. This 1 bit parameter selects the type of filter used for the relative current feedback:
  - if 0 Any different sample resets the filter counter
  - if 1 Any different sample decreases the filter counter
- Filter\_lenght. This 5-bit parameter set the filtering time for the current feedback signal.
   t<sub>FTN</sub> = t<sub>CK</sub> x (Filter\_length + 1)

### 8.3.3.11 Boost DAC configuration registers

This block contains the threshold for the boost DAC. This register can be set either from the SPI interface or from a microcore. It is possible to limit the microcore access to the boost\_dac register by setting access rights. End of line offset compensation is provided for the boost monitoring, requiring no microcode operation.

#### Table 113. Boost\_dac (17Fh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				Rese	erved							boost_th	ireshold			
R/W	- r/w															
Lock					-							n	D			
Reset				0000	0000							0000	0000			

#### Table 114. Boost\_dac\_access (180h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Rese	erved					uc1_ch 3 acc	uc0_ch 3 acc	uc1_ch 2 acc	uc0_ch 2 acc	uc1_ch 1 acc	uc0_ch 1 acc
R/W						-			r/w	r/w	r/w	r/w	r/w	r/w		
Lock						-					yes	yes	yes	yes	yes	yes
Reset					00000	00000					0	0	0	0	0	0

· Boost\_threshold. This 8-bit parameter is the threshold used for boost voltage monitoring.

• ucX chY acc. This 1-bit parameter (active high) grants access to the dac\_boost register.

#### Table 115. Boost\_filter (181h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	I	Reserved	l	filter_ty pe						Boost_f	bk_filter					
R/W		-		r/w						r/	w					
Lock		-		yes						ye	es					
Reset		000		0						000000	000001					

• Filter\_type: This 1 bit parameter selects the type of filter used:

· if 0 - Any different sample resets the filter counter

• if 1 - Any different sample decreases the filter counter

 Boost\_fbk\_filter: This 12-bit parameter sets the filtering time for the output of the vboost comparator. The filtering time is: t<sub>FTN</sub> = t<sub>CK</sub> x (x\_filter + 1)

### 8.3.3.12 V<sub>DS</sub> low-side 7/8 configuration register

These two registers are used for configuring the timeout for  $V_{DS}$  monitoring of DC/DC resonant converter. If  $V_{BOOST}$  drops below 2 x  $V_{BAT}$ ,  $V_{DS}$  would not fall below the  $V_{DS}$  threshold of 2.5 V, which would not activate the MOSFET in resonant DC/DC converter mode again. Therefore this timeout is required to force the MOSFET to be switched on. The access for this register is only via the SPI.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	dcdcx	mode	F	Reserved	ł	lsx_vds_hig hspeed_en	Cur_dcdc x_fbk_sel	vdsx_ to_en			V	dsx_dcd	c_timeo	ut			
R/W	I	r		-		r/w	r/w	r/w	w r/w								
Lock		-	- no no no no														
Reset	0	0		000		0	0	0	0 0000000								

Table 116. Vds7\_dcdc\_config (182h) & Vds8\_dcdc\_config (183h)

Vdsx\_dcdc timeout: This 8 bit parameter defines the time duration of the DC/DC converter (V<sub>DS7/8</sub> monitoring Ls7/8). It is needed only
if the async vds mode is used. Timeout is used if the VDS threshold 2.5 V is not reached.

- The timeout is:  $t_{FTN} = t_{CK} x (x_{filter} + 1)$
- · Vdsx\_to\_en: V<sub>DS7/8</sub> timeout is enabled. MOSFET is activated automatically when the timeout has been exceeded
- Cur\_dcdcx\_fbk\_sel for async\_vds and async mode:
  - For LS7:
    - 0: selects cur5h\_dcdc feedback signal
    - 1: selects cur6h\_dcdc feedback signal
  - For LS8:
    - 0: selects cur6h\_dcdc feedback signal
    - 1: selects cur5h\_dcdc feedback signal
- Lsx\_vds\_highspeed\_en: Enable high speed V<sub>DS</sub> comparator for DC/DC control
  - + 0: standard low speed  $V_{DS}$  monitor enabled
  - 1: high speed V<sub>DS</sub> monitor for DC/DC control enabled
- dcdcx\_mode. This bits shows when the automatic DC/DC control feature for LS7/8 is enabled. Refer to See DC/DC converter control (LS7/8) on page 61 for the behavior of LS7/8 during this mode.

#### Table 117. DC/DC mode

DC/DC Mode	Description
00, 10	Sync mode enabled. LS7/8 controlled by microcore command
01	Async mode enabled with two current thresholds.
11	Async mode enabled with one current threshold and $V_{DS}$ monitor.

### 8.3.3.13 Battery monitoring results

This block contains the result of the batt DAC plus comparator in ADC mode. This register can be read either from the SPI interface or from a microcore.

#### Table 118. batt\_results (184h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				Rese	erved							batt_i	result			
R/W	- r															
Lock					-							n	0			
Reset				0000	0000							000	000			

The ofs\_comp\_prescaler is used to define the step length of the ADC conversion. The ADC mode is running continuously. One conversion needs 7 cycles.

### 8.3.3.14 DAC 1-6 values registers

Other than from microcores, it is possible to set the DAC for the current measure blocks by writing to these registers.

### Table 119. Dac12\_value (185h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				DAC 2	2 value						•	DAC 1	value			
R/W				r/	w							r/\	N			
Lock				r	10							n	C			
Reset				0000	0000							0000	0000			

#### Table 120. Dac34\_value (186h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				DAC 4	1 value							DAC 3	value			
R/W				r/	w							r/\	N			
Lock				n	10							n	0			
Reset				0000	0000							0000	0000			

### Table 121. Dac5l5h\_value (187h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				DAC 5	iH value							DAC 5L	_ value			
R/W				r	/w							r/\	N			
Lock				r	סו							n	0			
Reset				0000	00000							0000	0000			

### Table 122. Dac5neg\_value (188h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			•			Rese	erved							DAC 5N	eg value	
R/W								r/	w							
Lock							-							n	0	
Reset						000000	000000							00	00	

#### Table 123. Dac6l6h\_value (189h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				DAC 6	H value							DAC 6I	_ value			
R/W				r،	'w							r/י	w			
Lock				r	10							n	0			
Reset				0000	0000							0000	0000			

#### Table 124. Dac6neg\_value (18Ah)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						Rese	erved							DAC 6N	eg value	
R/W								r/	w							
Lock							-							n	0	
Reset						000000	000000							00	00	

### 8.3.3.15 Load bias configuration register

These two registers configure the biasing for each output. The microcores can change the value of each field at runtime, provided they have the access right to control the related output (refer to Table 83, Out\_acc\_ucx\_chy (160h, 161h, 162h, 163h, 164h, 165h)). High-side 2 and high-side 4 have two biasing structures, one identical (hsx\_en\_pu) to the other high-sides and one stronger (hsx\_en\_s\_pu). Note that when reading back this register, what is actually read from the SPI is not the content of the register, but the real configuration of the HS and LS bias, therefore after the masks imposed by the init phase of the bootstrap switch (see See Bootstrap switch control on page 58). Low-side bias is enabled by default, and they stay ON even after boostrap charge.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved			hs4_en s_pu	Re-ser- ved	hs2_en s_pu	Rese	erved	hs7_en _pu	hs6_en _pu	hs5_en _pu	hs4_en _pu	hs3_en _pu	hs2_en _pu	hs1_en _pu	
R/W		-			r/w	-	r/w		-	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock		-			no	-	no		-	no	no	no	no	no	no	no
Reset		00	00		0	0	0	0	0	0	0	0	0	0	0	0

### Table 125. Hs\_bias\_config (18Bh)

### Table 126. Ls\_bias\_config (18Ch)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				Res	erved	·			ls8_en _pd	ls7_en _pd	ls6_en _pd	ls5_en _pd	ls4_en _pd	ls3_en _pd	ls2_en _pd	ls1_en _pd
R/W					-				r/w							
Lock					-				no							
Reset				0000	00000				1	1	1	1	1	1	1	1

### 8.3.3.16 Boostrap charged/timer status registers

This register reads the charge status of the HS bootstrap capacitors during initialization phase. (See Bootstrap switch control on page 58).

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserv ed	hs7_sr c_1V	hs6_sr c_1V	hs5_sr c_1V	hs4_sr c_1V	hs3_sr c_1V	hs2_sr c_1V	hs1_sr c_1V	Reserv ed	hs7_bs _charg ed	hs6_bs _charg ed	hs5_bs _charg ed		hs3_bs _charg ed	hs2_bs _charg ed	hs1_bs _charg _ed
R/W	-	r	r	r	r	r	r	r	-	r	r	r	r	r	r	r
Lock	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Reset	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1

### Table 127. Bootstrap\_charged (18Dh)

#### Table 128. Bootstrap\_timer (18Eh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		bod	otstrap_	_init_tir	ner						Rese	erved				
R/W			I	r							-					
Lock				-							-	-				
Reset			000	000							00000	00000				

· hsx\_bs\_charged: when '0', the bootstrap capacitor for HSx is charged

hsx\_src\_1V: when '1' it was necessary for this pre-driver to switch the V<sub>SRC</sub> threshold to 1.0 V to finish the bootstrap init

• bootstrap init timer: this shows the current value of the six MSBs of the bootstrap init timer. The value is '110100' when the timer expires Table 129, Bootstrap\_charged Bits shows the exact meaning of the bits hsx\_bs\_charged and hsx\_src\_1V.

#### Table 129. Bootstrap\_charged Bits

hsx_bs_charged	hsx_src_1V	Description
1	0	Bootstrap capacitor not charged, bootstrap init timer not lapsed, V <sub>SRC</sub> = 0.5 V (reset value)
1	1	Bootstrap capacitor not charged, timer lapsed, $V_{SRC}$ = 1.0 V
0	0	Bootstrap capacitor charged, $V_{SRC}$ = 0.5 V when charging finished
0	1	Bootstrap capacitor charged, $V_{SRC}$ = 1.0 V when charging finished

The bootstrap init timer value can be used, together with the other bits of the register, to identify in detail how much time has passed since  $V_{CCP}$  voltage was stable and which threshold is used to detect the charge of the bootstrap capacitor.

#### Table 130. Bootstrap init timer

Bit value	Description
000000	V <sub>CCP</sub> voltage is not stable (undervoltage)
000001	V <sub>CCP</sub> voltage is stable since 0.68 ms (2 <sup>14</sup> / 24 MHz <sup>(52)</sup> ). Source HS voltage threshold used to detect bootstrap charge is 0.5 V
100000	$V_{CCP}$ voltage is stable since 21.8 ms <sup>(52)</sup> . Source HS voltage threshold used to detect bootstrap charge is 0.5 V
110011	$V_{CCP}$ voltage is stable since 34.8 ms $^{(52)}$ . Source HS voltage threshold used to detect bootstrap charge is 0.5 V
110100 (final value)	$V_{CCP}$ voltage is stable since at least 35.5 ms $^{(52)}$ . Source HS voltage threshold used to detect bootstrap charge is 1.0 V.

Notes

52. PLL factor set to 1 means 24 MHz cksys. This calculation will be different if PLL factor is set to 0.

### 8.3.3.17 High-side 1-7 ground reference configuration registers

#### Table 131. Hsx\_ls\_act (18Fh - 195h)

			•													
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	hsx ls act dis				Reserved	1			hsx_ls_ act_dis	hsx_ls7 _act	hsx_ls6 _act	hsx_ls5 _act	hsx_ls4 _act	hsx_ls3 _act	hsx_ls2 _act	hsx_ls1 _act
R/W	r/w				-				r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock	yes				-				yes	yes	yes	yes	yes	yes	yes	yes
Reset	0				0000000				1	1	1	1	1	1	1	1

These seven registers are used to configure the ground reference of the hs1 to hs7 source pins.

The hsx\_ls\_act signal is high if any of the LSX pins connected to the HSX source pin is switched on or if the function is disabled by the hsx\_ls\_act\_dis bit.

- hsx\_ls1\_act: must be set to '1' if ls1 is connected to the same load as hsx.
- hsx ls2 act: must be set to '1' if ls2 is connected to the same load as hsx.
- hsx ls3 act: must be set to '1' if ls3 is connected to the same load as hsx.
- hsx\_ls4\_act: must be set to '1' if ls4 is connected to the same load as hsx.
- hsx ls5 act: must be set to '1' if ls5 is connected to the same load as hsx.
- hsx\_ls6\_act: must be set to '1' if ls6 is connected to the same load as hsx.
- hsx\_ls7\_act: must be set to '1' if ls7 is connected to the same load as hsx.
- hsx ls8 act: must be set to '1' if ls8 is connected to the same load as hsx.
- hsx\_ls\_act\_dis: set this bit to disable the link between hsx and ls pre-drivers. If this bit is set the hsx\_ls\_act signal is forced to '0' regardless if an ls is active or not.

### 8.3.3.18 DAC settling time register

This register is used to set the DAC settling time: while this time is being counted, no micro-code checks on the related current feedback is true. This is not applicable to the VBoost Dac.

### Table 132. Dac\_settling\_time (196h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name		Reserved											dac_settling_time								
R/W	-												r/	w							
Lock	-												ye	es							
Reset	00000000												000	000							

Every time the value of related DAC register is written, the current feedback is marked as invalid for

t<sub>X</sub> = t<sub>CK</sub> x (dac\_settling\_time + Filter\_length + 4)

The filter\_length value can be set in the current filter registers (refer to See Current filters configuration registers on page <u>109</u> and See Boost DAC configuration registers on page <u>110</u>). Since filter configuration can be different for each DAC, the settling time is also different.

### 8.3.3.19 Analog output (OAx) configuration register

These three registers configure the function of the three OA\_OUTx pins.

### Table 133. Oa\_out1\_config (197h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name		Reserved								oa1_g1		oa_sel1		oa1_	oa1_en					
R/W	-									r/w		r/w		r/	w	r/w				
Lock	-								-					no		no		n	0	no
Reset	00000000								0		000		0	0	0					

 oa1 en: when '1', the selected source is sent to the OA\_OUT1 pin, otherwise it is put in high-impedance to connect all OAx pins to the same MCU ADC.

- oa1 gain: select the gain to apply to the signal
  - "00": gain 1.33
  - "01": gain 2.0
  - "10": gain 3.0
  - "11": gain 5.33
- · oa1 g1: select the gain to apply to the signal
  - "0": gain according to oa1 gain
  - "1": gain forced to 1.0
- oa\_sel1: select the signal to send to the OA\_OUT1 pin.
  - "000": output from current measurement block 1
  - "001": output from current measurement block 3
  - "101": 2.5 Volt

#### Table 134. Oa\_out2\_config (198h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
Name					Reserved	I				oa2_g1		oa_sel2	oa2_	oa2_en						
R/W	-									r/w	r/w			r/	w	r/w				
Lock	-								-					no		no		n	0	no
Reset	00000000								0		000		0	0	0					

- oa2 en: when '1' the selected source is sent to OA\_OUT2.
- oa2 gain: select the gain to apply to the signal.
  - "00": gain 1.33
  - "01": gain 2.0
  - "10": gain 3.0
  - "11": gain 5.33
- oa2 g1: select the gain to apply to the signal
  - "0": gain according to oa2 gain
  - "1": gain forced to 1.0
- oa\_sel2: select the signal to send to the OA\_OUT2 pin.
  - "000": output from current measurement block 2
  - "001": output from current measurement block 4
  - "101": 2.5 Volt

#### Table 135. Oa\_out3\_config (199h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserved								oa3_g1	1 oa_sel3			oa3_	oa3_en	
R/W		-								r/w		r/w		r/	'w	r/w
Lock	-			-								no		no		no
Reset		00000000							0		000		0	0	0	

 oa3 en: when '1', the selected source is sent to the OA\_OUT3 pin, otherwise it is put in high-impedance to connect all OAx pins to the same MCU ADC.

- oa3 gain: select the gain to apply to the signal
  - "00": gain 1.33
  - "01": gain 2.0
  - "10": gain 3.0
  - "11": gain 5.33
- oa3 g1: select the gain to apply to the signal.
  - "0": gain according to oa3 gain
  - "1": gain forced to 1.0
- oa\_sel3: select the signal to send to the OA\_OUT3 pin.
  - "000": output from current measurement block 5
  - "001": output from current measurement block 6
  - "101": 2.5 Volt
  - "111": V<sub>CCA</sub>

### 8.3.4 Main configuration registers

### 8.3.4.1 "Ck" clock prescaler configuration register

This is a 6-bit register setting the divider ratio to generate the ck clock starting from cksys (24 MHz or 12 MHz refer to Table 151, PLL\_Config (1A7h)). The ck\_per register must not be changed again after the microcores are running. During operation the register should be locked. Note that the actual divider ratio is  $ck = cksys/(ck_per+1)$ . Therefore setting  $ck_per$  to "000100" sets ck = cksys/(4+1).

#### Table 136. Clock\_Prescaler (1A0h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
Name		Reserved											ck_per								
R/W		-											r/w								
Lock		-										yes									
Reset	00000000												000	000							

Depending on the ck\_per setting, different device/channel operation modes is possible according to Table 137, Ck\_per and device modes and See Dual microcore arbiter on page 70.

Table 137. Ck\_per and device modes

ck_per	Clock divider	microcore frequency at 24 MHz cksys (PLL factor = 1)	SPI access (r/w) to registers and DRAM	SPI access (r/w) to CRAM after flash enable	Single/dual microcore	Drive outputs from flag pins
0	0+1=1	-	yes (r/w)	no	no	no
1	1+1=2	12 MHz <sup>(53)</sup>	yes (r/w)	no	yes	yes
2	2+1=3	8.0 MHz	yes (r/w)	yes (r)	yes	yes
≥3	≥4	≤6.0 MHz	yes (r/w)	yes (r)	yes	yes

Notes

53. Some limitations apply on the number of consecutive DRAM access and SPI frequency (See Dual microcore arbiter on page 70).

### 8.3.4.2 Flags direction configuration register

This is a 16-bit register where each bit sets the direction of the corresponding flag as shown in Table 139, Flags\_source & Flags\_direction registers. The value of this register is used only for the flags which drive or can be driven by a device pin as specified in the flag\_source register.

Table 138. Flag\_direction (1A1h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	flag_dir 15	flag_dir 14	flag_dir 13	flag_dir 12	flag_dir 11	flag_dir 10	flag_dir 9	flag_dir 8	flag_dir 7	flag_dir 6	flag_dir 5	flag_dir 4	flag_dir 3	flag_dir 2	flag_dir 1	flag_dir 0
	Dbg	OA2	Irq	Start8	Start7	Start6	Start5	Start4	Start3	Start2	Start1	Flag4	Flag3	Flag2	Flag1	Flag0
R/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Table 139. Flags\_source & Flags\_direction registers

flags_source(x)	flags_direction(x)	flag_bus(x) source
0	0/1	The corresponding pin is used for its non-flag function (start,_irq, analog OA2, extFWx, etc.). Flag_bus(x) is driven by int_flags(x).
1	0	The corresponding pin is used as an output flag. The device pin is driven by $int_flags(x)$ . Flag_bus(x) is driven by $int_flags(x)$ .
1	1 (reset value)	The corresponding pin is used as an input flag. The Flag_bus(x) is driven by the device pin.

flags_source (12)	flags_source (4)	flags_direction (12)	flags_direction (4)	flag_bus (12) source	flag_bus (4) source
-	0	-	-	The pin is used for current measurement channel VsenseN4.	The pin is used for current measurement channel VsenseP4.
0	1	-	0	The pin is used for its non-flag function start8.	The corresponding pin is used as an output flag.
0 (reset value)	1 (reset value)	-	1 (reset value)	The pin is used for its non-flag function start8.	The corresponding pin is used as an input flag.
1	1	0	0	The corresponding pin is used as an output flag.	The corresponding pin is used as an output flag.
1	1	0	1	The corresponding pin is used as an input flag.	The corresponding pin is used as an input flag.

1	lags_source (12)	flags_source (4)	flags_direction (12)	flags_direction (4)	flag_bus (12) source	flag_bus (4) source
	1	1	1	0	The corresponding pin is used as an input flag.	The corresponding pin is used as an output flag.
	1	1	1	1	The corresponding pin is used as an input flag.	The corresponding pin is used as an input flag.

### Table 140. Flags\_source & Flags\_direction registers for Flag 4 and 12

### 8.3.4.3 Flags polarity register

This is a 16-bit register where each bit sets the polarity of the corresponding flag as shown in Table 142, Flags\_polarity. If a 1 is set, the corresponding flag inverts. The value of this register is only used for the flags driven by or drive a device pin, as specified in the flag\_source register.

### Table 141. Flag\_polarity (1A2h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	flag_po I_15	flag_po I14	flag_po I13	flag_po I12	flag_po I11	flag_po I10	flag_po I9	flag_po I8	flag_po I7	flag_po l6	flag_po I5	flag_po I4	flag_po I3	flag_po l2	flag_po I1	flag_po I0
	Dbg	OA2	Irq	Start8	Start7	Start6	Start5	Start4	Start3	Start2	Start1	Flag4	Flag3	Flag2	Flag1	Flag0
R/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### Table 142. Flags\_polarity

flags_polarity(x)	flag_bus(x) condition
0	as it is
1	inverted

Some bits of this register are also used to set the polarity of the start pins when they are not used as flag I/O.

### Table 143. Flag\_polarity register (1A2h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	-	-	-	start_p ol8	start_p ol7	start_p ol6	start_p ol5	start_p ol4	start_p ol3	start_p ol2	start_p ol1	-	-	-	-	-
R/W	-	-	-	r/w	-	-	-	-	-							
Lock	-	-	-	yes	-	-	-	-	-							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### Table 144. Start\_polarity

flags_polarity(x)	flag_bus(x) condition
0	Start active high
1	Start active Low

### 8.3.4.4 Flags source register

All of the 16 flags have a configurable source. This is a 16-bit register where each bit sets the source of the corresponding flag as shown in Table 139, Flags\_source & Flags\_direction registers. The flag 12 pin can even be used for three different functions (refer to Table 140, Flags\_source & Flags\_direction registers for Flag 4 and 12)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	flag_sr c15	flag_sr c14	flag_sr c13	flag_sr c12	flag_sr c11	flag_sr c10	flag_sr c9	flag_sr c8	flag_sr c7	flag_sr c6	flag_sr c5	flag_sr c4	flag_sr c3	flag_sr c2	flag_sr c1	flag_sr c0
	Dbg	OA2	Irq	Start8	Start7	Start6	Start5	Start4	Start3	Start2	Start1	Vsense 4	Flag3	Flag2	Flag1	Flag0
R/W	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes
Reset	1	0	1	0	0	0	0	0	0	0	0	1	1	1	1	1

### Table 145. Flag\_source (1A3h)

### 8.3.4.5 Offset compensation and ADC clock (ck\_ofscmp) prescaler

This is an 8-bit register setting the divider ratio to generate the ck\_ofscmp clock starting from cksys. This clock feeds the following blocks:

- Current measurement block (See Current measurement offset compensation on page 51)
- Battery voltage measurement (See Battery voltage monitor on page <u>36</u>)
- ADC conversion (See ADC conversion results registers on page 108)

Note that the actual divider ratio is ck\_ofscmp = ck\_ofscmp\_per + 1. Therefore setting ck\_ofscmp\_per to "00001000" ck\_ofscmp is cksys/9. The reset value is 2.0  $\mu$ s (cksys at 24 MHz).

Table 146.	Ck_	_ofscmp_	Prescaler(1A4h)	
------------	-----	----------	-----------------	--

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				Rese	erved							ck_ofsc	mp_per			
R/W					-							r/	w			
Lock					-							ye	es			
Reset				0000	0000							0010	1111			

### 8.3.4.6 Driver interrupt configuration registers

These two registers can configure which conditions concur to the driver disable, which conditions concur to the interrupt generation, and if the interrupt request must be generated toward the microcontroller and the microcores.

Table 147. Driver\_config\_Part 1 (1A5h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserved		Overte mp_irq _en	Drv_en _irq_en	Vboost _irq_en		Vccp_ir q_en	lret_en	lrq_uc1 _ch3_e n	lrq_uc0 _ch3_e n	· <u> </u>	lrq_uc0 _ch2_e n	lrq_uc1 _ch1_e n	lrq_uc0 _ch1_e n	lrq_uc_ en
R/W		-		r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w	r/w
Lock		-		yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes	yes
Reset		000		0	0	0	0	0	0	0	0	0	0	0	0	0

### Table 148. Driver\_config\_Part 2 (1A6h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	:	3	2	1	0
Name	vccp_e xt_en						F	Reserved								Vboost _mon_ en	Vboost _disabl e_en
R/W	r/w		-											r/w	r/w		
Lock	yes		-											yes	yes		
Reset	1		00000000000											0	0		

The driver\_enable block generates a local interrupt masking the five possible disable conditions with the following bits:

- Drv\_en\_irq\_en: if set, the drv\_en generates the local interrupt
- Vboost\_irq\_en: if set, an undervoltage on V<sub>BOOST</sub> generates the local interrupt
- Vcc5\_irq\_en: if set, an undervoltage on V<sub>CC5</sub> generates the local interrupt
- Vccp\_irq\_en: if set, an undervoltage on V<sub>CCP</sub> generates the local interrupt
- Overtemp\_irq\_en: if set, the over temperature condition generates the local interrupt

If a local interrupt is generated, it is possible to propagate it to an external device (micro controller) and to the six microcores. This is done when the following bits are set:

- Irq\_uc\_en, for the external device using the IRQB pin
- Irq\_uc0\_ch1\_en, for the microcore 0 of channel 1
- Irq uc1 ch1 en, for the microcore 1 of channel 1
- Irq uc0 ch2 en, for the microcore 0 of channel 2
- Irq\_uc1\_ch2\_en, for the microcore 1 of channel 2
- Irq\_uc0\_ch3\_en, for the microcore 1 of channel 3
- Irq\_uc1\_ch3\_en, for the microcore 1 of channel 3

### Table 149. Truth table for propagation of UV Vboost\_irq

	Config	uration			Resulting behavior	
Vboost_irq_en	Vboost_disable_en	lrq_ucx_chy_en	lrq_uc_en	UV Vboost bit set	irq_to microcore	irq_to μC (Irqb pin)
0	0	d.c.	d.c.	no	no	no
0	1	d.c.	d.c.	yes	no	no
1	0	0	d.c.	no	no	no
1	0	1	d.c.	no	no	no
1	1	0	0	yes	no	no
1	1	0	1	yes	no	yes
1	1	1	0	yes	yes	no
1	1	1	1	yes	yes	yes

This register also contains some other configuration bit concerning the output drivers:

 iret\_en: the driver\_enable block automatically generates an iret request toward all the microcores (this request can be filtered by microcode if not required). No iret request is generated if the interrupt was triggered by a loss of clock. It is possible to select two types of iret:

- If iret\_en is set to '0', an iret request is sent to the microcores when the drivers are re-enabled after a disable condition
- If iret\_en is set to '1', an iret request is sent to the microcores when the drivers\_status register is cleared. For the iret to happen, either write the driver status register or to read it while the reset on read configuration is active
- Vboost\_disable\_en: if set, an undervoltage of V<sub>BOOST</sub> disables the output drivers
- Vboost\_mon\_en: this signal configures the divider on the V<sub>BOOST</sub> voltage
  - If Vboost\_mon\_en is set to '0', VBOOST is divided by 32 and then compared with a threshold.
  - If Vboost\_mon\_en is set to '1', VBOOST is divided by 4 and then compared with a threshold.

vccp\_ext\_enable: if set to '0', the internal voltage regulator is enabled and the corresponding pin is used only to connect a bypass capacitor. If set to '1', the internal voltage regulator is disabled and the V<sub>CCP</sub> voltage must be supplied externally through the corresponding pin. During bootstrap switch init (See Bootstrap switch control on page <u>58</u>), this setting is bypassed and the value of the vccp\_ext\_enable signal is set to the inverted value of the DBG pin sampled at reset (POResetB and ResetB). This is better defined in Table 150, VCCP external enable setting. This means the DBG pin, at reset, needs to be configured as an input whose value is latched at the rising edge of the POResetB and ResetB signal, and used to set the configuration of the V<sub>CCP</sub> internal regulator during the init phase of the bootstrap switch. A SPI reset leaves the latched information unchanged. The DBG pin has an internal weak pull-up resistor so its value is '1' when not connected (n.c.).

Table 150. V <sub>CCP</sub> external enable setting	Table 150.	VCCP	external	enable	setting
---	------------	------	----------	--------	---------

dbg pin (latched)	SPI bit	BS Init (min. 1 HS)	VCCP external enable
1 (n.c.)	-	1	0 (internal reg ON)
1 (n.c.)	1	0	1 (internal reg OFF)
1 (n.c.)	0	0	0 (internal reg ON)
0	1	-	1 (internal reg OFF)
0	0	-	0 (internal reg ON)

### 8.3.4.7 PLL factor and speed configuration register

### Table 151. PLL\_Config (1A7h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							Rese	rved							PLL_spre ad_disabl e	PLL_fact or
R/W		-											r/w	r/w		
Lock							-								yes	yes
Reset						C	000000	0000000							0	1

• PLL\_factor: if set to '0', the PLL multiplication factor is 12, otherwise it is 24

• PLL\_spread\_disable: if set to '0' the PLL output clock has a spread, otherwise it has no spread

The PLL factor is changed synchronously with clock monitor cycle to avoid a clock monitor alert when changing between 12 MHz and 24 MHz. This register is reset by POReset, ResetB, and the SPI reset.

### 8.3.4.8 Backup clock status register

### Table 152. backup\_clock\_status (1A8h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved	cksys_mi ssing_dis able_driv er		R	eserve	ed		uc1_ch 3_irq_e n	uc0_ch 3_irq_e n	uc1_ch 2 rq en	uc0_ch 2_irq_e n	uc1_ch 1_irq_e n		uc_irq_ en	switch_to _clock_pi _n	loss_of _clock
R/W	-	r/w		-					r/w	r/w	r/w	r/w	r/w	r/w	r/w	r
Lock	-	yes			-			yes	yes	yes	yes	yes	yes	yes	no	no
Reset	0	0			00000			0	0	0	0	0	0	0	0	0

This 11-bit register is meant to provide the external microcontroller a way to monitor the status of the clock signal. This is done by latching the information occurring on a switch to the backup\_reference signal:

· Loss\_of\_clock: this read\_only bit (loss\_of\_clock) latches the condition when the input reference is missing

- Switch\_to\_clock\_pin: this bit (active on rising edge) is used to provide a way to reset the loss of clock condition. If this bit is set during a loss of clock condition it is reset as soon as the clock manager switches the PLL input to the external reference. If this bit sets while there is no loss of clock, the bit resets immediately without any effect.
- uc\_irq\_en: enable the generation of an interrupt request to the external micro controller when cksys missing is detected. This interrupt is active until this register is read
- uc0\_ch1\_irq\_en: enable the generation of an interrupt request to microcore 0 channel 1 when cksys missing is detected
- uc1\_ch1\_irq\_en: enable the generation of an interrupt request to microcore 1 channel 1 when cksys missing is detected
- uc0\_ch2\_irq\_en: enable the generation of an interrupt request to microcore 0 channel 2 when cksys missing is detected
- uc1\_ch2\_irq\_en: enable the generation of an interrupt request to microcore 1 channel 2 when cksys missing is detected
- uc0\_ch3\_irq\_en: enable the generation of an interrupt request to microcore 0 channel 3 when cksys missing is detected
- uc1\_ch3\_irq\_en: enable the generation of an interrupt request to microcore 1 channel 3 when cksys missing is detected
- cksys\_missing\_disable\_driver: if set, the output drivers are disabled via the signal cksys\_drven as long as the cksys\_missing signal is '1'.

Once the loss\_of\_clock bit sets, it can be reset only by completing a "switch to clock" pin. For this operation to complete, it must be requested when the main clock input pin again provides a valid clock frequency.

The interrupt to the external micro and to the microcores is triggered as long as the cksys\_missing signal is set. The microcore is able to process the interrupt as soon as there is a clock available. It is triggered every time the clock manager switches to the internal clock reference and when the clock manager tries to switch back to the external clock reference, due to a SPI request. The interrupt can even occur multiple times during cksys\_missing state.

### 8.3.4.9 SPI configuration register

The spi\_config register (address 1A9h) is an 8-bit register storing the SPI protocol configuration and SPI diagnostics.

### Table 153. Spi\_config (1A9h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			<u> </u>	Rese	erved				MISO_sle wrate	protocol mode     irq_en     watchdog       r/w     r/w     r/w       yes     yes     yes						
R/W					-				r/w	r/w	r/w			r/w		
Lock					-				yes	yes	yes			yes		
Reset				0000	0000				0	0	0			01010		

• Miso\_slewrate: selects one of the two possible values for the slew rate of the MISO pin.

- 0 slow slew rate
- 1 fast slew rate

• Protocol\_mode: select the type of burst transmission accepted by the protocol, '0' means mode A, '1' means mode B.

- irq\_enable: enable the SPI interface to request an interrupt toward the microcontroller if an incorrect SPI transmission is received.
- Watchdog: when using mode A, the maximum time the SPI chip select can be inactive during a burst is expressed as follows:

 $t_{WATCHDOG} = t_{CKSYS} * ((watchdog + 1) x 32768)$ 

where t<sub>CKSYS</sub> is the period of the cksys internal clock.

When changing the SPI protocol mode by a write access to this register, it has to be done using a SPI transmission which is compatible to mode A and B (see See Mode A on page 77 and See Mode B on page 78). This means it must not use '0' as number of operations for the SPI transmission, and must not deassert the chip select during the transmission. Changing the protocol mode can be done as often as required.

### 8.3.4.10 Tracer start/stop registers

#### Table 154. Trace\_start (1AAh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Res	erved							start_a	address				
R/W				-							r,	/w				
Lock				-							r	10				
Reset			000	0000							00000	000000				

The trigger\_address field contains the address used to synchronize the PT2000 trace\_unit with the external tracer. If the trace operation is enabled and the trace unit is in the idle state, when the uPC value of the selected microcore reaches this address, the sync code is transmitted on the DBG pin. Then the trace\_unit goes to the next phase.trace\_stop Register (1ABh)

### Table 155. Trace\_stop (1ABh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			Res	erved							stop_a	address				
R/W				-							r	/w				
Lock				-							r	סו				
Reset			000	0000							00000	000000				

The stop\_address field contains the address used to finalize the trace operation. If the trace operation is ongoing (trace phase), when the uPC value of the selected microcore reaches this address, the trace\_unit goes to the next phase (post trigger phase).

### 8.3.4.11 Tracer configuration register

#### Table 156. Trace\_config (1ACh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Trace enable		Res	erved	•		uc seleo	ct				Post trig	ger lengt	h		
R/W	r/w			-			r/w					I	/w			
Lock	no			-			no						no			
Reset	0		00	000			000					000	00000			

Trace enable. When this bit is set to '1', the trace\_unit starts the first phase of the trace operation. This bit can be set to '0' by the user, to immediately stop the PT2000 trace unit transmission. This bit is automatically reset after the trace operation is complete (all the four phases are finished).

• uc select. Select which is the microcore target of the trace operation:

- "000": microcore 0, channel 1
- "001": microcore 1, channel 1
- "010": microcore 0. channel 2
- "011": microcore 1, channel 2
- "100": microcore 0. channel 3
- "101": microcore 1, channel 3
- Post trigger length. This field selects the duration of the post trigger phase, expressed as number of ck clock cycles. Writing 255 in the
  post\_trigger\_length field of the trace\_config register causes the trace unit to output a continuos stream after the stop point. With this,
  run the trace operation for an unlimited amount of time and simply deactivate it by writing zero in the trace\_enable bit of the trace config
  register.

### 8.3.4.12 Lock device register

It is possible to lock some registers of the PT2000. Locked registers can be read but cannot be written. The lock is not mandatory for the correct working of the device; it is only a safety feature. It is possible to reset this lock by writing an unlock password. It is also possible to independently lock a section of each Data RAM, the last 16 addresses.

### Table 157. Device\_Lock (1ADh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name				1		Rese	erved						Dram3_pr ivate_are a_lock	Dram2_pr ivate_are a_lock	Dram1_pr ivate_are a_lock	Dev_I ock
R/W							-						r/w	r/w	r/w	r/w
Lock						n	0						yes, by itself	yes, by itself	yes, by itself	yes
Reset						000000	000000						0	0	0	0

The dev\_lock bit can be set by writing the device lock register. It cannot be reset by writing the device\_lock register, but only by writing the correct password in "unlock password". If the device lock bit is set, all the register bits marked as "lock = yes" in this documentation can no longer be changed by the SPI. Note that there are some bits not locked by the device lock bit, but locked by other mechanism.

Each of the lock bits for a DRAM is locked by itself and not by the dev lock bit as all the other registers in the device. When the correct "unlock password" is provided, these three bit are also reset (refer to Table 80, Unlock\_word (113h, 133h, 153h)).

### 8.3.4.13 Reset register behavior

Some registers of the device can be configured to reset when read by an external device through the SPI; read accesses by microcores using the SPI backdoor never reset those registers.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Driver_en able_RB	Reserv ed	SR_uc 1_ch3_ RB	SR_uc 0_ch3_ RB	SR_uc 1_ch2_ RB	SR_uc 0_ch2_ RB	SR_uc 1_ch1_ RB	SR_uc 0_ch1_ B	Rese	erved	diag_u c1_ch3 _RB	diag_u c0_ch3 _RB	diag_u c1_ch2 _RB	diag_u c0_ch2 _RB	diag_u c1_ch1 _RB	diag_u c0_ch1 _RB
R/W	r/w	-	r/w	r/w	r/w	r/w	r/w	r/w	-	-	r/w	r/w	r/w	r/w	r/w	r/w
Lock	no	-	no	no	no	no	no	no	-		no	no	no	no	no	no
Reset	0	0	0	0	0											

### Table 158. Reset\_Behavior (1AEh)

• Driver enable reset behavior: if set to '1' driver status register is reset on read (refer to Table 162, driver status (1B2h))

- Automatic diagnostics uc0\_ch1 reset behavior: if set to '1' err\_uc register of microcore 0 of channel 1 is reset on read (See Automatic diagnostics error status register on page <u>137</u>). The three registers are reset when the err\_ucXchY\_3 register is read
- Automatic diagnostics uc1\_ch1 reset behavior: if set to '1' err\_uc register of microcore 1 of channel 1 is reset on read (See Automatic diagnostics error status register on page <u>137</u>). The three registers are reset when the err\_ucXchY\_3 register is read
- Automatic diagnostics uc0\_ch2 reset behavior: if set to '1' err\_uc register of microcore 0 of channel 2 is reset on read (See Automatic diagnostics error status register on page <u>137</u>). The three registers are reset when the err\_ucXchY\_3 register is read
- Automatic diagnostics uc1\_ch2 reset behavior: if set to '1' err\_uc register of microcore 1 of channel 2 is reset on read (See Automatic diagnostics error status register on page <u>137</u>). The three registers are reset when the err\_ucXchY\_3 register is read
- Automatic diagnostics uc0\_ch3 reset behavior: if set to '1' err\_uc register of microcore 0 of channel 3 is reset on read (See Automatic diagnostics error status register on page <u>137</u>). The three registers are reset when the err\_ucXchY\_3 register is read
- Automatic diagnostics uc1\_ch3 reset behavior: if set to '1' err\_uc register of microcore 1 of channel 3 is reset on read (See Automatic diagnostics error status register on page <u>137</u>). The three registers are reset when the err\_ucXchY\_3 register is read
- Status register uc0\_ch1 reset behavior: if set to '1' the status register of microcore 0 of channel 1 is reset on read (See Status register microcore0 on page <u>92</u> and See Status register microcore1 on page <u>92</u>)
- Status register uc1\_ch1 reset behavior: if set to '1' the status register of microcore 1 of channel 1 is reset on read (See Status register microcore0 on page <u>92</u> and See Status register microcore1 on page <u>92</u>)
- Status register uc0\_ch2 reset behavior: if set to '1' the status register of microcore 0 of channel 2 is reset on read (See Status register microcore0 on page <u>92</u> and See Status register microcore1 on page <u>92</u>)

- Status register uc1\_ch2 reset behavior: if set to '1' the status register of microcore 1 of channel 2 is reset on read (See Status register microcore0 on page <u>92</u> and See Status register microcore1 on page <u>92</u>)
- Status register uc0\_ch3 reset behavior: if set to '1' the status register of microcore 0 of channel 3 is reset on read (See Status register microcore0 on page <u>92</u> and See Status register microcore1 on page <u>92</u>)
- Status register uc1\_ch3 reset behavior: if set to '1' the status register of microcore 1 of channel 3 is reset on read (See Status register microcore0 on page <u>92</u> and See Status register microcore1 on page <u>92</u>)

The reset on read feature is implemented so no data is lost when the reset of the register is requested and at the same time there is a request to set a bit in the register from the microcode. The bit sets and transmits via the SPI the next time the register is read.

### 8.3.4.14 Unlock device register

#### Table 159. Device\_Unlock (1AFh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								Unlock_p	bassword							
R/W								v	v							
Lock									-							
Reset									-							

Writing the password 1337h in the unlock password field, resets the device\_lock register (refer to Table 157, Device\_Lock (1ADh)).

### 8.3.4.15 SPIReset global reset register 1 and 2

This 32-bit register is divided into two 16-bit slices. When the correct "global reset code" is written in this register, a SPIreset is generated. This reset lasts for eight cksys clock cycles, then the global reset registers are reset. The global reset code is "**F473h**" for Global reset register 1 and "**57A1h**" for Global reset register 2.

#### Table 160. Global\_Reset\_code\_part1 (1B0h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							Global_	Reset_R	legister_c	code_1						
R/W								v	/							
Lock								n	0							
Reset								000	00h							

#### Table 161. Global\_Reset\_code\_part2 (1B1h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							Global_	Reset_R	egister_c	code_2						
R/W								W	1							
Lock								n	D							
Reset								000	0h							

### 8.3.4.16 Driver disable status register

This 7-bit register is meant to provide the external micro-controller a way to monitor the status of the output drivers. This is done latching any error condition which disables the output drivers. Some of these error conditions must be enabled (refer to Table 152, backup\_clock\_status (1A8h) and Table 147, Driver\_config\_Part 1 (1A5h)).

### Table 162. driver\_status (1B2h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name					Reserved	ł				cksys_ missing		DrvEn_ value	Overte mp	uv_vboo st	uv_vcc5	uv_vccp
R/W					-					r	r	r	r	r	r	r
Lock					-					-	-	-	-	-	-	-
Reset				000	0000000	000				0	1	-	0	0	0	0

cksys\_missing: this bit is set if the cksys missing condition it disables the drivers. This condition can be configured (refer to Table 152, backup\_clock\_status (1A8h)).

- DrvEn\_latch: this bit latches the condition when the DRVEN input pin is inactive. The bit is reset to 1.
  - 1: DRVEN pin was NOT low since last reset of the driver\_status register
  - 0: DRVEN pin was low since the last reset of the driver\_status register
- DrvEn\_value: this bit is not an error condition; it is only a "living copy" of the drv\_en pin.
  - 1: DRVEN pin is high
  - 0: DRVEN pin is low
- · Overtemperature: this bit latches the condition where an over temperature is present. It is not used to disable the drivers.
- Uv\_vboost: this bit is set if the undervoltage on the vboost disables the high-side drivers. This condition can be configured (refer to Table 147, Driver\_config\_Part 1 (1A5h)).
- Uv\_Vcc5: this bit latches the undervoltage condition on Vcc5.
- Uv\_vccp: this bit latches the undervoltage condition on Vccp and the error from GND loss detection.

Once an error bit has been set, it can only be reset by an SPI write operation in this register (if the corresponding error is no more present). The same error bits are reset even upon SPI read operations but only when a proper enable bit is set (refer to Table 158, Reset\_Behavior (1AEh)).

### 8.3.4.17 SPI error status register

### Table 163. Spi\_error (1B3h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						Rese	erved							cksys_mi ssing	frame_err or	word_err or
R/W						-	-							r	r	r
Lock							-							-	-	-
Reset						0000000	000000							0	0	0

The spi\_error register is a 3-bit register split in this way:

- spi\_error(2): cksys\_missing error condition
- spi\_error(1): frame incomplete error condition
- spi\_error(0): word incomplete error condition

The duty of this block is to monitor the spi\_protocol and the spi\_interface to find errors during the communication with the microcontroller. If an error is detected, the corresponding code is stored in the spi\_error\_code register. To warn the microcontroller, during the write transfer (from microcontroller to asic), the MISO signal transfers a diagnostic word: the first 13 bits of this word are constant ("101010101010101") and are used to detect short-circuits on the MISO line. The last three bits copy the three LSBs of the spi\_error register.

After an error code writes in this register, the register becomes write-protected to latch the error condition and is blind to other occurring errors. This is because after one error, others are often generated: for example for an incomplete word, which can cause an incorrect interpretation of a command word and lead to a frame incomplete error.

By latching only the first occurring error, it is possible to read the cause of the failure in the communication, without having to see all the side effects. Furthermore, the PT2000 has the possibility to generate an interrupt request toward the microcontroller by setting the appropriate bit in the spi\_config register (refer to Table 153, Spi\_config (1A9h)).

When an error is met in the SPI connection, the SPI protocol inside the PT2000 moves to a state where it only accepts a specific two word SPI transmission with command word (B661h) meant to read the spi\_error register (refer to Table 163, Spi\_error (1B3h)). This command causes the device to transmit a single word to the SPI master and then reset the protocol (along with the interrupt if enabled). If the value of the selection register was set to the value 0100h (selecting the generic configuration registers) before the error, the word transmitted is the error code and the error code register is reset immediately, otherwise a random word is sent and the error state of the SPI protocol is reset. In this second case, the error code register can be read (and thus reset) in a following burst. The following are the possible kind of errors and their relative codes (during correct operations the value of the register is 0000h).

- cksys\_missing: this error is set if a SPI transfer is required (which means if the SPI chip select CSB is pulled low) while the cksys clock is missing.
- frame\_error: this error is set if the number of data words in a burst is not the expected number programmed in the command word:
  - Mode A is selected, the slave\_protocol block received a control word specifying n word transfers, but the microcontroller performs
    less operations and then ends the communication. In this case, this module provides a watchdog function if during a programmed
    transfer, the communication with the microcontroller is inactive for a time longer than a prefixed limit, so the transfer is considered
    aborted and an error is detected.
  - Mode B is selected, the number parameter is not zero in the command word and the number of transferred words is different from the one programmed in the command word.
  - A frame error can also occur when the access limitations to DRAM in dual sequencer mode at maximum ck are violated (refer to Table 49)
- word\_error: during the transfer of a word long data, the device receives or sends an incorrect number of bits (15 or 17 instead of 16, for example). If multiple words are being transferred in a row with the chip select always active (the fastest way), the error is detected at the end of the sequence and it is not possible to say which is the incorrect word. To be sure of the incorrect data, the chip select must be deactivated and reactivated between each word transfer.

### 8.3.4.18 Interruption status registers

These two registers latch the status of all the interrupt requests toward the external microcontroller. They also latch the halt signal generated by the automatic diagnostics toward the six microcores.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved	irq_uc1 _ch3	irq_uc0 _ch3	irq_uc1 _ch2	irq_uc0 _ch2	irq_uc1 _ch1	irq_uc0 _ch1	Rese	erved	halt_uc 1_ch3	halt_uc 0_ch3	halt_uc 1_ch2	halt_uc 0_ch2	halt_uc 1_ch1	halt_uc 0_ch1
R/W			r	r	r	r	r	r		-	r	r	r	r	r	r
Lock	n	0	no	no	no	no	no	no	n	0	no	no	no	no	no	no
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### Table 164. Interrupt\_Register\_Part1 (1B4h)

### Table 165. Interrupt\_Register\_Part2 (1B5h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	erved		checks um_ch 2		cksys_ missin g	SPI_irq	drv_irq				Rese	erved			
R/W		-	r	r	r	r	r	r					-			
Lock	n	0	no	no	no	no	no	no				r	0			
Reset	0	0	0	0	0	0	0	0				0000	0000			

### Table 166. Interrupt register bit description

Bit name	Function
halt uc0_ch1	'1' if the automatic diagnostics has detected a short-circuit on uc0_ch1
halt uc1_ch1	'1' if the automatic diagnostics has detected a short-circuit on uc1_ch1
halt uc0_ch2	'1' if the automatic diagnostics has detected a short-circuit on uc0_ch2
halt uc1_ch2	'1' if the automatic diagnostics has detected a short-circuit on uc1_ch2
halt uc0_ch3	'1' if the automatic diagnostics has detected a short-circuit on uc0_ch3
halt uc1_ch3	'1' if the automatic diagnostics has detected a short-circuit on uc1_ch3
irq_uc0_ch1	'1' if the microcode of uc0_ch1 has asserted its interrupt request
irq_uc1_ch1	'1' if the microcode of uc1_ch1 has asserted its interrupt request
irq_uc0_ch2	'1' if the microcode of uc0_ch2 has asserted its interrupt request
irq_uc1_ch2	'1' if the microcode of uc1_ch2 has asserted its interrupt request
irq_uc0_ch3	'1' if the microcode of uc0_ch3 has asserted its interrupt request
irq_uc1_ch3	'1' if the microcode of uc1_ch3 has asserted its interrupt request
Drv_irq	'1' if the driver status block has disabled the output drivers
SPI_irq	'1' if the SPI interface has detected an error on the SPI communication
cksys_missing	'1' if the clock monitor has detected a cksys missing condition
Checksum_ch1	'1' if the checksum of the code RAM of ch1 is wrong
Checksum_ch2	'1' if the checksum of the code RAM of ch2 is wrong
Checksum_ch3	'1' if the checksum of the code RAM of ch3 is wrong

### 8.3.4.19 Interrupt subsystem overview

Figure 33 gives an overview over the handling and configuration of the different interrupt sources of the device.



Figure 33. Interrupt subsystem

### 8.3.4.20 Device identifier register

#### Table 167. Device\_Identifier (1B6h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Device_id								Mas	k_id			Sw	′_id	
R/W		r								I	r			I	r	
Lock		-								-	-				-	
Reset				10					00	11			00	10		

This register provide a device identifier for the component. The three fields are:

- Device id is a constant. It identifies the PT2000 device.
- Mask id is a version number of the mask set used for the device. Different mask sets must have a different mask id.
- Sw id is a version number related to the mask set.

### 8.3.4.21 Reset source status register

This 3-bit register identifies which resets were asserted since the last time this register was read. Each time this register is accessed, it is also reset.

#### Table 168. Reset\_Source (1B7h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserved										SPI reset	Po resetb	resetb		
R/W							-							r	r	r
Lock							-							-	-	-
Reseton read		-										yes	yes	yes		
Reset						000	0000000	0000						*	*	*

#### Table 169. Reset Source Register Bits

Bit Name	function
SPI reset	'1' if the global SPI reset was asserted since the last time this register was read
Poresetb	'1' if the power on reset was asserted since the last time this register was read
resetb	'1' if the reset pin was asserted since the last time this register was read. After POResetB this bit is in an unknown state.

### 8.3.4.22 BIST configuration register

The BIST register is used in write mode to trigger the BIST execution.

### Table 170. Bist\_interface in write mode (1BDh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							BIS	T activa	tion pass	word						
R/W									w							
Lock		no														
Reset									-							

The BIST passwords are:

- <u>B157h</u>: MBIST
- 0666h: LBIST
- Clear LBIST (need to be sent after LBIST is done)

Note that after a LBIST is done a clear BIST command needs to be sent to reenable the logic.

In Read mode the register shows the BIST result.

### Table 171. Bist\_interface in read mode (1BDh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserved										LBIST	_result	MBIST	_result	
R/W		-											r	I	r	
Lock		-											n	0	n	0
Reset		- 0000000000											0	0	0	0

- MBIST result: set to "00" if the memory BIST was never requested
- · MBIST result: set to "01" if the memory BIST operation is in progress
- MBIST result: set to "10" if the memory BIST operation was successfully completed
- MBIST result: set to "11" if the memory BIST operation has failed
- · LBIST result: set to "00" if the logic BIST was never requested or a clear command has been sent
- · LBIST result: set to "10" if the logic BIST operation was successfully completed
- LBIST result: set to "11" if the logic BIST operation has failed
- · LBIST result: set to "01" if the logic BIST was stopped by Flag0

### 8.3.5 Diagnostics configuration registers

### 8.3.5.1 Automatic diagnostics reaction time

If the disable window is exceeded and the automatic diagnostics detects an error between the HSx\_in and the filtered HSx\_Vds\_fbk signal, an interrupt is generated toward the microcore. This interrupts the program counter of the microcore and sets to the first instruction of the error routine (refer to Table 70, Diag\_routine\_addr (10Ch, 12Ch, 14Ch)).

It takes four clock cycles (666 ns at 6.0 MHz) until the execution of the first microcode operation of the error routine is completed. This means if the first microcode command is used to switch off all pre-drivers, this action is delayed by four clock cycles. In more detail, it takes one clock cycle to detect the error, one clock cycle to generate the interrupt, one clock cycle to move the program counter to the error routine, and one clock cycle to execute the first instruction.



Figure 34. Example of  $V_{\text{DS}}$  automatic diagnostics filtering and disable windows

### 8.3.5.2 LS1 to LS6 output/filter/diag configuration register

These registers define the automatic diagnostics parameter and output routing option from the low-side 1-6 output.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Rese	rved	Filter_t ype			Filter_	length		·			Dis	able_win	dow		
R/W	-		r/w			r/	w						r/w			
Lock	-		yes		yes								yes			
Reset	0	0	0		000000								0000000	)		

### Table 172. LSx\_diag\_config1 (1C0h, 1C3h, 1C6h, 1C9h, 1CCh, 1CFh, 1D2h, 1D5h)

### Table 173. LSx\_diag\_config2 (1C1h, 1C4h, 1C7h, 1CAh, 1CDh, 1D0h, 1D3h, 1D6h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		Reserved												Error_	_table	
R/W		-												r/	w	
Lock		-												ye	es	
Reset						000000	000000							00	00	

### Table 174. LSx\_output\_config (1C2h, 1C5h,1C8h, 1CBh, 1CEh, 1D1h)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LSx_ov r		Reserved									ou	tput_rout	ing		inv
R/W	r/w		-										r/w			r/w
Lock	yes		-										yes			yes
Reset	0				00	0000000	00				11111			0		

• Filter\_type. This 1-bit parameter selects the type of filter used:

- · if 0 Any different sample resets the filter counter
- · if 1 Any different sample decreases the filter counter
- Filter\_lenght. This 6 bits parameter set the filtering time for the input feedback signal.

t<sub>FTN</sub> = t<sub>CK</sub> x (Filter\_length + 1)

 Error\_table. This 4-bit parameter defines the logical value of an error signal, starting from the output and the related V<sub>DS</sub> feedback signal. This table defines the output of the coherency check between the driven output and the acquired feedback. A logic 1 value means there is no coherency in the check and an error signal towards the micro-microcore should be generated.

	output_command = 0 (pre-driver switched off)	output_command = 1 (pre-driver switched on)
LSx_Vds_feed = 0 (V <sub>DS</sub> below threshold)	error_table(0)	error_table (2)
LSx_Vds_feed = 1 (V <sub>DS</sub> above threshold)	error_table (1)	error_table (3)

• Disable\_window. This 7-bit parameter configures a time period during which any check on the LSx\_Vds\_feed signal is disabled after any change on the output\_command signal.

t<sub>DTL</sub> = t<sub>CK</sub> x (Disable\_window + 4)

• Output\_routing. This 4-bit parameter defines if the LSx output is controlled by the microcores or by an input flag pin. When an input flag pin is selected, the signal from the flag pin and the control signal from the microcores are combined by a logic OR. When a flag pin is selected to drive the output, it is possible to control low-sides without programming the microcore.

output_routing	flag <sup>(54)</sup>	output_command
0	Flag0	driven from flag0
1	Flag1	driven from flag1
2	Flag2	driven from flag2
3	Flag3	driven from flag3
4	Vsense4	driven from flag4
5	Start1	driven from flag5
6	Start2	driven from flag6
7	Start3	driven from flag7
8	Start4	driven from flag8
9	Start5	driven from flag9
10	Start6	driven from flag10
11	Start7	driven from flag11
12	Start8	driven from flag12
13	Irq	driven from flag13
14	OA2	driven from flag14
15	Dbg	driven from flag15
16-31		driven from the microcores

Notes

54. Configuration is linked to the value of flag source register (see Table 145).

- Invert: This parameter inverts the polarity of the LSx output signal, with respect to the polarity defined by the microcore. This affects
  the output command toward the pre-drivers, but the error\_table of the associated feedback is not affected since diagnostics already
  takes into account the pre-driver status (even when the invert bit is set). The invert bit doesn't affect the polarity of the pre-driver when
  it is driven from a flag pin.
- LSx\_ovr: if set to '1', the low-side x output driver is not influenced by the drv\_en.

This bit is only writeable for LS6. For all the other pre-drivers, this feature is not available. The drv\_en path is always active (hard wired).

### 8.3.5.3 LS7 and LS8 output/filter/diag configuration register

For LS7 and LS8, the LSx\_diag\_config1/2 registers have the same layout as for LS1-6 (refer to Table 172, LSx\_diag\_config1 (1C0h, 1C3h, 1C6h, 1C9h, 1CCh, 1CFh, 1D2h, 1D5h) and Table 173, LSx\_diag\_config2 (1C1h, 1C4h, 1C7h, 1CAh, 1CDh, 1D0h, 1D3h, 1D6h). Table 175, LS7\_output\_config (1D4h) & LS8\_output\_config (1D7h) shows the layout of the LS7/8\_output\_config register.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	LSx_ov r		Reserved										output_routing						
R/W	r/w					-							r/w						
Lock	yes					-					yes								
Reset	0		00000000										11111			0			

### Table 175. LS7\_output\_config (1D4h) & LS8\_output\_config (1D7h)

Output\_routing: This 4-bit parameter defines if the LSx output is controlled by the microcores or by an input flag pin. When an input flag
pin is selected, the signal from the flag pin and the control signal from the microcores are combined by a logic OR. When a flag pin is
selected to drive the output, it is possible to control low-sides without programming the microcore.

output_routing	flag <sup>(55)</sup>	output_command
0	Flag0	driven from flag0
1	Flag1	driven from flag1
2	Flag2	driven from flag2
3	Flag3	driven from flag3
4	Vsense4	driven from flag4
5	Start1	driven from flag5
6	Start2	driven from flag6
7	Start3	driven from flag7
8	Start4	driven from flag8
9	Start5	driven from flag9
10	Start6	driven from flag10
11	Start7	driven from flag11
12	Start8	driven from flag12
13	Irq	driven from flag13
14	OA2	driven from flag14
15	Dbg	driven from flag15
16-31		driven from the microcores

Notes

- Invert: This parameter inverts the polarity of the LSx output signal, with respect to the polarity defined by the microcore. The invert bit doesn't affect the polarity of the pre-driver when it is driven from a flag pin.
- LSx\_ovr: if set to '1', the low-side x output driver is not influenced by the drv\_en.

### 8.3.5.4 HSx output/filter/diag configuration register

These registers define the automatic diagnostics parameter and output routing option fro the high-side X output.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Name	Rese	rved	Filter_t ype			Filter_	length			Disable_window									
R/W	-		r/w			r/	w			r/w									
Lock	-		yes			ye	es		yes										
Reset	0	0	0			000	000			0000000									

Table 176. HSx\_diag\_config1 (1D8h, 1DBh, 1DEh, 1E0h, 1E4h, 1E7h, 1EAh)

Table 177. HSx\_diag\_config2 (1D9h, 1DCh, 1DFh, 1E2h, 1E5h, 1E8h, 1EBh)

Bit	15	15         14         13         12         11         10         9         8								6	5	4	3 2 1			
Name	Reserved								Error_table_src Error_table_v							
R/W				-	-					w						
Lock				-	-				yes							
Reset	0000000									00	00			00	00	

<sup>55.</sup> Configuration is linked to the value of flag source register (see Table 145).

Table 178. HSx\_output\_config (1DA, 1DDh, 1E0h, 1E3h, 1E6h, 1E9h)

Bit	15	14	13	12	11	10	9	8	7	6	5	1	0			
Name	HSx ovr		reserved				(	dead_time	9			•	inv			
R/W	r/w		-					r/w					r/w			r/w
Lock	yes			-				yes					yes			
Reset	0		000					00000					0			

• Error\_table\_vds: This 4-bit parameter defines the logical value of an error signal, starting from the output and the related V<sub>DS</sub> feedback signal. This table defines the output of the coherency check between the driven output and the acquired feedback. A logic 1 value means there is no coherency in the check and then an error signal towards the micro-microcore should be generated.

	output_command = 0 (Pre-driver switched off)	output_command = 1 (Pre-driver switched on)
HSx_Vds_feed = 0 (V <sub>DS</sub> below threshold)	error_table(0)	error_table (2)
HSx_Vds_feed = 1 (V <sub>DS</sub> above threshold)	error_table (1)	error_table (3)

• Disable\_window: This 7-bit parameter configures a time period during which any check on the HSx\_Vds\_feed and HSx\_Vsrc\_feed signals is disabled after any change on the output\_command signal.

- t<sub>DTL</sub> = t<sub>CK</sub> x (Disable\_window + 4)
- Error\_table\_src: This 4-bit parameter defines the logical value of an error signal, starting from the output and the related V<sub>SRC</sub> feedback signal. This table defines the output of the coherency check between the driven output and the acquired feedback. A logic 1 value means there is no coherency in the check and then an error signal towards the micro-microcore should be generated.

	output_command = 0 (pre-driver switched off)	output_command = 1 (pre-driver switched on)
HSx_Vsrc_feed = 0 (V <sub>SRC</sub> below threshold)	error_table(0)	error_table (2)
HSx_Vsrc_feed = 1 (V <sub>SRC</sub> above threshold)	error_table (1)	error_table (3)

- · Filter\_type. This 1 bit parameter selects the type of filter used:
  - if 0 Any different sample resets the filter counter
  - if 1 Any different sample decreases the filter counter
- Dead\_time: This 5-bit register is used to store the value of the dead\_time end of count used in the generation of the free wheeling output (delay between the high-side output and the free wheeling output). The FW command goes high after a programmable time (t<sub>FWDLY</sub>) with respect to the high-side falling edge. In this mode the high-side command rising edge is always delayed of the same programmable time (t<sub>FWDLY</sub>) with respect to the rising edge requested by the microcores.
   t<sub>FWDLY</sub> = Tck x (Dead\_time + 1)
- Output\_routing: This 4-bit parameter defines if the HSx output is controlled by the microcores or by an input flag pin. When an input flag pin is selected, the signal from the flag pin and the control signal from the microcores are combined by a logic OR. When a flag pin is selected to drive the output, it is possible to control low-sides without programming the microcore.

output_routing	flag <sup>(56)</sup>	output_command
0	Flag0	driven from flag0
1	Flag1	driven from flag1
2	Flag2	driven from flag2
3	Flag3	driven from flag3
4	Vsense4	driven from flag4
5	Start1	driven from flag5

output_routing	flag <sup>(56)</sup>	output_command
6	Start2	driven from flag6
7	Start3	driven from flag7
8	Start4	driven from flag8
9	Start5	driven from flag9
10	Start6	driven from flag10
11	Start7	driven from flag11
12	Start8	driven from flag12
13	Irq	driven from flag13
14	OA2	driven from flag14
15	Dbg	driven from flag15
16-31		driven from the microcores

Notes

56. Configuration is linked to the value of flag source register (see Table 145).

- Invert: This parameter inverts the polarity of the HSx output signal, with respect to the polarity defined by the microcore. This affects
  the output command towards the pre-drivers, but the error\_table of the associated feedback is not affected since diagnostics already
  takes into account the pre-driver status (even when the invert bit is set). The invert bit doesn't affect the polarity of the pre-driver when
  it is driven from a flag pin.
  - Filter\_lenght. This 6-bit parameter sets the filtering time for the input feedback signal.
    - t<sub>FTN</sub> = t<sub>CK</sub> x (Filter\_length + 1)
- HSx ovr: if set to '1', the high-side x output driver is not influenced by the drv\_en. This bit is only writeable for HS5 and HS7. For all the other pre-drivers this feature is not available, the drv\_en path is always active (hard wired).

### 8.3.5.5 Automatic diagnostics error status register

This is the status register controlled by automatic diagnostics: one for each microcore. This register stores all meaningful information whenever an error condition is detected on any of the pairs (output / feedback) to which the microcore is sensitive. The information stored in the register with regards to the output commands and the related voltage ( $V_{DS}$  and  $V_{SRC}$ ) feedback.

A cksys\_missing (PLL output clock not valid) condition does not trigger the err\_ucXchY to be latched. If the register is latched, the cksys\_missing bit shows the cksys status at the same moment when the automatic diagnostics error occurred. The cksys\_missing bit sets when the PLL output clock was not valid at the time the automatic diagnostics error occurred. The registers can be configured as reset on read. Refer also to section Table 158, Reset\_Behavior (1AEh). Those three registers are reset when the err\_ucXchY\_3 register is read. Note that automatic diagnostics are enabled using the endiag or endiaga instructions (reference Programming Guide and Instruction Set).

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserv ed	cmd_H s5	Vsrc_H s5	Vds_H s5	cmd_H s4	Vsrc_H s4	Vds_H s4	cmd_H s3	Vsrc_H s3	Vds_H s3	cmd_H s2	Vsrc_H s2	Vds_H s2	cmd_H s1	Vsrc_H s1	Vds_H s1
R/W	-	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Lock	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Reset on read	-	conf.	conf.	conf.												
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 179. Err\_ucxchy\_part1 (1EDh, 1F0h, 1F3h, 1F6h, 1F9h, 1FCh)

### Table 180. Err\_ucxchy\_part2 (1EEh, 1F1h, 1F4h, 1F7h, 1FAh, 1FDh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	cksys_mi ssing		Reserved									Vsrc_ Hs7	Vds_ Hs7	cmd_ Hs6	Vsrc_ Hs6	Vds_ Hs6
R/W	r					-					r	r	r	r	r	r
Lock	-					-					-	-	-	-	-	-
Reset on read	conf.					-					conf.	conf.	conf.	conf.	conf.	conf.
Reset	0		00000000							0	0	0	0	0	0	

### Table 181. Err\_ucxchy\_part3 (1EFh, 1F2h, 1F5h, 1F8h, 1FBh, 1FEh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	cmd_L S8	Vds_Ls 8	cmd_L S7	Vds_Ls 7	cmd_L s6	Vds_Ls 6	cmd_L s5	Vds_Ls 5	cmd_L s4	Vds_Ls 4	cmd_L s3	Vds_Ls 3	cmd_L s2	Vds_Ls 2	cmd_L s1	Vds_Ls 1
R/W	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r	r
Lock	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Reset on read	conf.															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### 8.3.5.6 Automatic diagnostics command/feedback coherency

The PT2000 performs automatic diagnostics by checking the coherency between the commands it sends to the MOSFETs and the  $V_{DS}/V_{SRC}$  feedback it gets. The following register configure if the check is between:

- diag\_option = 0 => coherency check between what the microcore wants to drive, using instructions like sto/stos/ldca/ldcd and the feedback from the MOSFETS
- diag\_option = 1 => coherency check between what the device is really driving, using instructions like sto/stos/ldca/ldcd, but also
  including the status of overtemperature/drven pin/undervoltages/etc. and the feedback from the MOSFETS

For example, in case of an overtemperature/drven pin/undervoltages/etc., drivers are disabled:

In case of diag\_option =0 =>, automatic diagnosis coherency check fails and detects an error (microcores are trying to drive but the output does not move due to a disabled driver,  $V_{DS}/V_{SRC}$  feedback incoherent with driving request => fail)

In case of diag\_option =1 =>, automatic diagnosis coherency check does not detect anything (microcores are trying to drive, but the output does not move due to a disabled driver,  $V_{DS}/V_{SRC}$  feedback is in this case first compared to "no driving" => ok)

To summarize if the diag\_option = 0 then automatic diagnostics is able to cover all kind of faults.

#### Table 182. diagnostics\_option register (1FFh)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved							Diag_opt ion								
R/W	-							r/w								
Lock	-							yes								
Reset	000000000000000000000000000000000000000						1									

# 9 Typical applications

The PT2000 can be configured in several applications. Figure 35 and Figure 36 shows the PT2000 in a typical application.

## 9.1 Application diagram: 3 bank, 6 cylinder with DC/DC



Figure 35. Example of application circuit (6 cylinder 3 bank with DC/DC)



Figure 36. Application diagram 3 bank, 3 cylinder with synchronous rectification and DC/DC

9.2

# 10 Packaging

## 10.1 Package mechanical dimensions

Package dimensions are provided in package drawings. To find the most current package outline drawing, go to www.nxp.com and perform a keyword search for the drawing's document number.



©	NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT	TO SCALE
TITLE: LQFP, 12 X 12 X 1.4 PKG,				NT NO: 98ASA00505D	REV: A
	0.5 PITCH, 80 I	STANDAF	RD: NON-JEDEC		
	5.6 X 5.6 EXPOSE	SOT1572	-1 1	1 JAN 2016	







۱ ©	NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT	TO SCALE
TITLE:	LQFP, 12 X 12 X 1.	.4 PKG,	DOCUMEN	NT NO: 98ASA00505D	REV: A
	0.5 PITCH, 80 I	STANDAF	RD: NON-JEDEC		
5.6 X 5.6 EXPOSED PAD			SOT1572	-1	11 JAN 2016



VIEW	J—J
------	-----

© NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OUTL	.INE PRINT VERSION NO	T TO SCALE
TITLE: LQFP, 12 X 12 X 1.	4 PKG,	OCUMENT NO: 98ASA00505D	REV: A
0.5 PITCH, 80 I	/0, s	STANDARD: NON-JEDEC	
5.6 X 5.6 EXPOSE	D PAD so	GOT1572-1	11 JAN 2016



NOTES:

- 1. DIMENSIONS ARE IN MILLIMETERS.
- 2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M-1994.
- A DATUMS A, B AND D TO BE DETERMINED AT DATUM PLANE H.
- 4. DIMENSIONS TO BE DETERMINED AT SEATING PLANE C.
- A DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL NOT CAUSE THE LEAD WIDTH TO EXCEED THE MAXIMUM DIMENSION BY MORE THAN 0.08 MM. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT. MINIMUM SPACE BETWEEN PROTRUSION AND ADJACENT LEAD OR PROTRUSION 0.07 MM.
- DIMENSIONS DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE PROTRUSION IS 0.25 MM PER SIDE. DIMENSIONS ARE MAXIMUM PLASTIC BODY SIZE DIMENSIONS INCLUDING MOLD MISMATCH.
- $\triangle$  exact shape of each corner is optional.
- THESE DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN 0.10 MM AND 0.25 MM FROM THE LEAD TIP.
- 9. HATCHED AREA TO BE KEEP-OUT ZONE FOR PCB ROUTING.

©	NXP SEMICONDUCTORS N.V. ALL RIGHTS RESERVED	MECHANICAL OU	TLINE	PRINT VERSION NOT	TO SCALE
TITLE:	LQFP, 12 X 12 X 1	4 PKG,	DOCUME	NT NO: 98ASA00505D	REV: A
	0.5 PITCH, 80 I	STANDAF	RD: NON-JEDEC		
5.6 X 5.6 EXPOSED PAD				-1	11 JAN 2016

# 11 Reference section

#### Table 183. PT2000 reference

Description	URL
Programming guide and instruction set	http://www.nxp.com/files/analog/doc/user_guide/PT2000SWUG.pdf
Product summary page	http://www.nxp.com/PT2000

# 12 Revision history

Revision	Date	Description of changes
1.0	3/2015	Initial release
	3/2015	Made minor corrections
2.0	4/2015	<ul> <li>Corrected typo error on High-side V<sub>DS</sub> Threshold in Table 8</li> <li>Corrected typo error on Low-side V<sub>DS</sub> Threshold in Table 9</li> <li>Changed Current Measurement for DC/DC title to heading 3</li> <li>Updated reset value in Table 122 (low-side pull-down disable by default)</li> <li>Updated figure 35 and 36 to use current sense measurement 6 for Bank 3, recommended in order to use OA3 for Bank3</li> </ul>
3.0	4/2015	<ul> <li>Added Shutoff path via the DrvEn pin section.</li> <li>I<sub>VBATT_OPER</sub> value updated to fit with maximum current allowed on VCCP in Table 5</li> <li>I<sub>VCC5</sub> updated with 6 microcores ON and biasing enabled in Table 5</li> <li>Total Error εV<sub>BOOST_DAC</sub> updated in Table 5</li> <li>OAx Input impedance updated in Table 15</li> <li>LBIST clear command added in LBIST</li> </ul>
	6/2015	Corrected Figure 20     Added description detail to section 7.2.1.3
4.0	11/2015	<ul> <li>Updated I<sub>VCC5</sub> characteristic in Table 5</li> <li>Added Table 50</li> <li>Added note <sup>(18)</sup></li> <li>Updated section 6.1.4.1</li> <li>Updated section 8.2.3.2</li> <li>Updated section 8.3.3.12</li> <li>Updated the example in section 8.3.2.17</li> </ul>
	12/2015	<ul> <li>Corrected package suffix</li> <li>Added the VCS_OFF_GD parameter</li> <li>Corrected Table 167</li> <li>Corrected table titles for Table 172, Table 173, Table 174, Table 176, Table 177, Table 178, Table 179, Table 180, and Table 181</li> </ul>
5.0	4/2016	<ul> <li>Updated the formula for calculating current threshold</li> <li>Update Figure 33</li> <li>Updated package drawing</li> <li>Updated form and style</li> </ul>
6.0	6/2016	<ul> <li>Added SPI timings to Table 18</li> <li>added clarification to Section 7.1.1. Power-up sequence of VCC5, VCC2P5, and reset, page 57</li> <li>Updated Figure 21</li> </ul>
7.0	9/2016	<ul> <li>Added Table <u>3. Resistor types</u></li> <li>Added Pull resistor type column to Table <u>2. PT2000 pin definitions <sup>(2)</sup>, <sup>(3)</sup>, <sup>(4)</sup></u></li> <li>Added notes <sup>(3)</sup> and <sup>(4)</sup>.</li> <li>Made minor correction to Section 7.2.1.3. Mode 3 (LS7/8 resonant mode VDS monitoring), page 62</li> </ul>
8.0	4/2017	<ul> <li>Updated Figure 3 (replaced VSENSEN8 by VSENSEN2)</li> <li>Updated min. value for V<sub>BATT</sub> and S<sub>RVCCC5</sub> in Table 5</li> <li>Updated typical value for I<sub>VCCI0</sub> in Table 5</li> <li>Added note <sup>(16)</sup> and <sup>(52)</sup></li> <li>Made minor corrections to Application without boost voltage, Low-side VDS monitor D_Is7/D_Is8 for DC/DC, VDS low-side 7/8 configuration register, and DAC settling time register</li> <li>Updated Table 145</li> </ul>
9.0	4/2017	Deleted S <sub>RVCCC5</sub> characteristic from Table 5

Revision	Date	Description of changes
10.0	9/2017	<ul> <li>Updated Figure 1</li> <li>Updated Table 126 (changed all reset values to 1)</li> <li>Updated Table 152</li> </ul>
11.0	6/2018	<ul> <li>Updated Table 5 (added the V<sub>cc5_BGmin</sub> parameter)</li> <li>Minor typo corrections in Table 11, Table 13 and Table 16</li> <li>Updated bit 5 and bit 13 values in Table 102, Table 103 and Table 104</li> <li>Updated Figure 33 (replaced 1B4h by 1B5h and 1B5h by 1B4h)</li> </ul>
12.0	1/2019	Changed document status from Advance information to Technical data
13.0	5/2022	CIN 202205014I Counter 3 and 4 prescaler register • Changed Example to counter_4_per_uc1 = 0010b from counter_4_per_uc1 = 0001b Table 76 • Changed prescaler of 1100 to 13 from 14 • Changed prescaler of 1101 to 14 from 16 • Changed prescaler of 1110 to 15 from 32 • Changed prescaler of 1111 to 16 from 64

#### How to Reach Us:

Home Page: NXP.com

Web Support: http://www.nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no expressed or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation, consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by the customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address:

http://www.nxp.com/terms-of-use.html.

NXP, the NXP logo, Freescale, the Freescale logo and SMARTMOS are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved. © NXP B.V. 2022.

> Document Number: MC33PT2000 Rev. 13 5/2022

