Few External Components Reliable and Flexible SMPS Controller

The MC44608 is a high performance voltage mode controller designed for off-line converters. This high voltage circuit that integrates the startup current source and the oscillator capacitor, requires few external components while offering a high flexibility and reliability.

The device also features a very high efficiency standby management consisting of an effective Pulsed Mode operation. This technique enables the reduction of the standby power consumption to approximately 1.0 W while delivering 300 mW in a 150 W SMPS.

General Features

- Integrated Startup Current Source

- Low Power Mode
- Lossless Startup
- Low dV/dT for Low EMI Radiations



ON Semiconductor®

http://onsemi.com

8 [Ħ	Ħ	Ħ
М	C44	608F NL	Ухх
0		VWG	i
₁Ŧ	Η	Н	Η

General Features	PDIP-8
Integrated Startup Current Source	P SUFFIX
Lossless Off–Line Startup	CASE 626
Direct Off-Line Operation	
• Fast Startup	<u> </u>
• Flexibility	MARKING DIAGRAM
• Duty Cycle Control	B' A AN
• Undervoltage Lockout with Hysteresis	О 8Д Д Д Д
• On Chip Oscillator Switching Frequency 40 or 75	MC44608Pxx
Secondary Control with Few External Components	AWL
• These are Pb-Free Devices*	O YYWWG
NA	1 8 8 8
Protections	
Maximum Duty Cycle Limitation	MC44608Pxx = Device Code
Cycle by Cycle Current Limitation	xx = 40 or 75
Demagnetization (Zero Current Detection) Protection	A = Assembly Location
• "Over V _{CC} Protection" Against Open Loop	WL = Wafer Lot
• Programmable Low Inertia Over Voltage Protection	YY = Year
Against Open Loop	WW = Work Week G = Pb-Free Package
Internal Thermal Protection	
SMPS Controller	PIN CONNECTIONS
• Pulsed Mode Techniques for a Very High Efficiency	
Low Power Mode	Demag 1 8 V _i
• Lossless Startup	



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.



Figure 1. Representative Block Diagram R

ORDERING INFORMATION

Device	Switching Frequency	Package	Shipping
MC44608P40G	40 kHz	PDIP-8 (Pb-Free)	50 Units / Rail
MC44608P75G	75 kHz	PDIP-8 (Pb-Free)	50 Units / Rail
MAXIMUM RATINGS	THISE		

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Total Power Supply Current	Icc	30	mA
Output Supply Voltage with Respect to Ground	V _{CC}	16	V
All Inputs except Vi	V _{inputs}	-1.0 to +16	V
Line Voltage Absolute Rating	V _i	500	V
Recommended Line Voltage Operating Condition	V _i	400	V
Power Dissipation and Thermal Characteristics Maximum Power Dissipation at T _A = 85°C Thermal Resistance, Junction-to-Air	P _D R _{θJA}	600 100	mW °C/W
Operating Junction Temperature	TJ	150	°C
Operating Ambient Temperature	T _A	-25 to +85	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Min	Тур	Max	Unit
OUTPUT SECTION		•	1		
Output Resistor					Ω
Sink Resistance	R _{OL}	5.0	8.5	15	
Source Resistance	R _{OH}	-	15	-	
Output Voltage Rise Time (from 3.0 V up to 9.0 V) (Note 1)	t _r	-	50	-	ns
Output Voltage Falling Edge Slew-Rate (from 9.0 V down to 3.0 V) (Note 1	l) t _f	-	50	-	ns
CONTROL INPUT SECTION					
Duty Cycle @ I _{pin3} = 2.5 mA	d _{2mA}	-	-	2.0	%
Duty Cycle @ I _{pin3} = 1.0 mA	d _{1mA}	36	43	48	%
Control Input Clamp Voltage (Switching Phase) @ Ipin3 = -1.0 mA		4.75	5.0	5.25	V
Latched Phase Control Input Voltage (Standby) @ I_{pin3} = +500 μ A	V _{LP-stby}	3.4	3.9	4.3	V
Latched Phase Control Input Voltage (Standby) @ Ipin3 = +1.0 mA	V _{LP-stby}	2.4	3.0	3.7	V
current sense section					
Maximum Current Sense Input Threshold	V _{CS-th}	0.95	1.0	1.05	V
Input Bias Current	I _{B-cs}	-1.8		1.8	μA
Standby Current Sense Input Current	I _{CS-stby}	180	200	220	μA
Startup Phase Current Sense Input Current	I _{CS-stup}	180	200	220	μA
Propagation Delay (Current Sense Input to Output @ V _{TH} T MOS = 3.0 \	/) T _{PLH(In/Out)}		220	-	ns
Leading Edge Blanking Duration MC44608P40	TLEB	<u>-</u>	480	-	ns
Leading Edge Blanking Duration MC44608P75	TLEB	<u> </u>	250	-	ns
Leading Edge Blanking + Propagation Delay MC44608P40	T _{DLY}	500	680	900	ns
Leading Edge Blanking + Propagation Delay MC44608P75	TDLY	370	470	570	ns
oscillator section					
Normal Operation Frequency MC44608P40	f _{osc}	36	40	44	kHz
Normal Operation Frequency MC44608P75	f _{osc}	68	75	82	kHz
Maximum Duty Cycle @ f = f _{osc}	d _{max}	78	82	86	%
OVERvoltage section					
Quick OVP Input Filtering ($R_{demag} = 100 \text{ k}\Omega$)	T _{filt}	-	250	-	ns
Propagation Delay (I _{demag} > I _{ovp} to output low)	T _{PHL(In/Out)}	-	2.0	-	μs
Quick OVP Current Threshold	I _{OVP}	105	120	140	μA
Protection Threshold Level on V _{CC}	V _{CC-OVP}	14.8	15.3	15.8	V
Minimum Gap Between V _{CC-OVP} and V _{stup-th}	V _{CC-OVP} - V _{stup}	1.0	-	-	V

1. This parameter is measured using 1.0 nF connected between the output and the ground.

ELECTRICAL CHARACTERISTICS (V_{CC} = 12 V, for typical values T_A = 25°C, for min/max values T_A = -25°C to +85°C unless	
otherwise noted) (Note 2)	

Characteristic		Symbol	Min	Тур	Max	Unit
DEMAGNETIZATION DETECTION section (note 3)						
Demag Comparator Threshold (Vpin1 increasing)		V _{dmg-th}	30	50	69	mV
Demag Comparator Hysteresis (Note 4)		H _{dmg}	-	30	-	mV
Propagation Delay (Input to Output, Low to High)		t _{PHL(In/Out)}	-	300	-	ns
Input Bias Current (V _{demag} = 50 mV)		I _{dem–lb}	-0.6	-	-	μA
Negative Clamp Level (I _{demag} = -1.0 mA)		V _{cl-neg-dem}	-0.9	-0.7	-0.4	V
Positive Clamp Level @ I_{demag} = 125 μ A		V _{cl-pos-dem-H}	2.05	2.3	2.8	V
Positive Clamp Level @ I_{demag} = 25 μ A		V _{cl-pos-dem-L}	1.4	1.7	1.9	V
OVERTEMPERATURE section			A			
Trip Level Over Temperature		T _{high}	-	160	1	°C
Hysteresis		T _{hyst}	-	30	-	°C
STANDBY MAXIMUM CURRENT REDUCTION sect	ion					
Normal Mode Recovery Demag Pin Current Thresho	old	I _{dem–NM}	20	25	30	μA
K FACTORS SECTION FOR PULSED MODE OPER	ATION					
I _{CCS} / I _{stup}	MC44608P40	10 x K1	2.4	2.9	3.8	-
I _{CCS} / I _{stup}	MC44608P75	10 x K1	2.8	3.3	4.2	-
I _{CCL} / I _{stup}		10 ³ x K2	46	52	63	-
(V _{stup} – UVLO2) / (V _{stup} – UVLO1)		10 ² x K _{sstup}	1.8	2.2	2.6	-
(UVLO1 – UVLO2) / (V _{stup} – UVLO1)		10 ² x K _{sl}	90	120	150	-
I _{CS} / V _{csth}		10 ⁶ x Y _{cstby}	175	198	225	-
Demag ratio I _{ovp} / I _{dem} NM		Dmgr	3.0	4.7	5.5	-
(V3 _{1.0 mA} – V3 _{0.5 mA}) / (1.0 mA – 0.5 mA)		R3	-	1800	-	Ω
V _{control} Latchoff		V3	-	4.8	-	V
SUPPLY SECTION						
Minimum Startup Voltage		V _{ilow}	-	-	50	V
V _{CC} Startup Voltage	.0.0	V _{stup-th}	12.5	13.1	13.8	V
Output Disabling V _{CC} Voltage After Turn On		V _{uvlo1}	9.5	10	10.5	V
Hysteresis (V _{stup-th} - V _{uvlo1})		H _{stup-uvlo1}	-	3.1	-	V
V _{CC} Undervoltage Lockout Voltage		V _{uvlo2}	6.2	6.6	7.0	V
Hysteresis (V _{uvlo1} – V _{uvlo2})		H _{uvlo1-uvlo2}	-	3.4	-	V
Absolute Normal Condition V _{CC} Start Current @ (V _i = 100 V) and (V _{CC} = 9.0 V)		-(I _{CC})	7.0	9.5	12.8	mA
Switching Phase Supply Current (no load) MC44608P40 MC44608P75		Iccs	2.0 2.4	2.6 3.2	3.6 4.0	mA
Latched Off Phase Supply Current		I _{CC-latch}	0.3	0.5	0.68	mA
Hiccup Mode Duty Cycle (no load)		δ _{Hiccup}	-	10	-	%

Adjust V_{CC} above the startup threshold before setting to 12 V. Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
This function can be inhibited by connecting pin 1 to GND.
Guaranteed by design (non tested).

PIN FUNCTION DESCRIPTION

Pin	Name	Description
1	Demag	The Demag pin offers 3 different functions: Zero voltage crossing detection (50 mV), 24 μ A current detection and 120 μ A current detection. The 24 μ A level is used to detect the secondary reconfiguration status and the 120 μ A level to detect an Over Voltage status called Quick OVP.
2	I _{sense}	The Current Sense pin senses the voltage developed on the series resistor inserted in the source of the power MOSFET. When I _{sense} reaches 1.0 V, the Driver output (pin 5) is disabled. This is known as the Over Current Protection function. A 200 μ A current source is flowing out of the pin 3 during the startup phase and during the switching phase in case of the Pulsed Mode of operation. A resistor can be inserted between the sense resistor and the pin 2, thus a programmable peak current detection can be performed during the SMPS standby mode.
3	Control Input	A feedback current from the secondary side of the SMPS via the Opto-coupler is injected into this pin. A resistor can be connected between this pin and GND to allow the programming of the Burst duty cycle during the standby mode.
4	Ground	This pin is the ground of the primary side of the SMPS.
5	Driver	The current and slew rate capability of this pin are suited to drive Power MOSFETs.
6	V _{CC}	This pin is the positive supply of the IC. The driver output gets disabled when the voltage becomes higher than 15 V and the operating range is between 6.6 V and 13 V. An intermediate voltage level of 10 V creates a disabling condition called Latched Off phase.
7		This pin is to provide isolation between the V_i pin 8 and the V_{CC} pin 6.
8	Vi	This pin can be directly connected to a 500 V voltage source for startup function of the IC. During the startup phase a 9.0 mA current source is internally delivered to the V_{CC} pin 6 allowing a rapid charge of the V_{CC} capacitor. As soon as the IC starts-up, this current source is disabled.

OPERATING DESCRIPTION

Regulation



The pin 3 senses the feedback current provided by the Opto coupler. During the switching phase the switch S2 is closed and the shunt regulator is accessible by the pin 3. The shunt regulator voltage is typically 5.0 V. The dynamic resistance of the shunt regulator represented by the zener diode is 20 Ω . The gain of the Control input is given on Figure 11 which shows the duty cycle as a function of the current injected into the pin 3.

A 4.0 kHz filter network is inserted between the shunt regulator and the PWM comparator to cancel the high frequency residual noise.

The switch S3 is closed in standby mode during the Latched Off Phase while the switch S2 remains open. (See section PULSED MODE DUTY CYCLE CONTROL).

The resistor Rdpulsed (Rduty cycle burst) has no effect on the regulation process. This resistor is used to determine the burst duty cycle described in the chapter "Pulsed Duty Cycle Control" on page 8.

PWM Latch

The MC44608 works in voltage mode. The on-time is controlled by the PWM comparator that compares the oscillator sawtooth with the regulation block output (refer to the block diagram on page 2).

The PWM latch is initialized by the oscillator and is reset by the PWM comparator or by the current sense comparator in case of an over current. This configuration ensures that only a single pulse appears at the circuit output during an oscillator cycle.

Current Sense

I

The inductor current is converted to a positive voltage by inserting a ground reference sense resistor R_{Sense} in series with the power switch.

The maximum current sense threshold is fixed at 1.0 V. The peak current is given by the following equation:

$$pk_{max} = \frac{1}{R_{sense}(\Omega)}(A)$$

In standby mode, this current can be lowered as due to the activation of a 200 μ A current source:





Figure 3. Current Sense

The current sense input consists of a filter $(6.0 \text{ k}\Omega, 4.0 \text{ pF})$ and of a leading edge blanking. Thanks to that, this pin is not sensitive to the power switch turn on noise and spikes and practically in most applications, no filtering network is required to sense the current.

Finally, this pin is used:

- as a protection against over currents (Isense > I)

- as a reduction of the peak current during a Pulsed Mode switching phase.

The overcurrent propagation delay is reduced by producing a sharp output turn off (high slew rate). This results in an abrupt output turn off in the event of an over current and in the majority of the pulsed mode switching sequence.

Demagnetization Section

The MC44608 demagnetization detection consists of a comparator designed to compare the V_{CC} winding voltage to a reference that is typically equal to 50 mV.

This reference is chosen low to increase effectiveness of the demagnetization detection even during startup.

A latch is incorporated to turn the demagnetization block output into a low level as soon as a voltage less than 50 mV is detected, and to keep it in this state until a new pulse is generated on the output. This avoids any ringing on the input signal which may alter the demagnetization detection.

For a higher safety, the demagnetization block output is also directly connected to the output, which is disabled during the demagnetization phase.

The demagnetization pin is also used for the quick, programmable OVP. In fact, the demagnetization input current is sensed so that the circuit output is latched off when this current is detected as higher than $120 \,\mu$ A.



This function can be inhibited by grounding it but in this case, the quick and programmable OVP is also disabled.

Oscillator

The MC44608 contains a fixed frequency oscillator. It is built around a fixed value capacitor CT successively charged and discharged by two distinct current sources ICH and IDCH. The window comparator senses the CT voltage value and activates the sources when the voltage is reaching the 2.4 V/4.0 V levels.



Figure 5. Oscillator Block

The complete demagnetization status DMG is used to inhibit the recharge of the CT capacitor. Thus in case of incomplete transformer demagnetization the next switching cycle is postpone until the DMG signal appears. The oscillator remains at 2.4 V corresponding to the sawtooth valley voltage. In this way the SMPS is working in the so called SOPS mode (Self Oscillating Power Supply). In that case the effective switching frequency is variable and no longer depends on the oscillator timing but on the external working conditions (Refer to DMG signal in the Figure 6).



Figure 6.

The OSC and Clock signals are provided according to the Figure 6. The Clock signals correspond to the CT capacitor discharge. The bottom curve represents the current flowing in the sense resistor Rcs. It starts from zero and stops when the sawtooth value is equal to the control voltage Vcont. In this way the SMPS is regulated with a voltage mode control.

Overvoltage Protection

The MC44608 offers two OVP functions:

– a fixed function that detects when V_{CC} is higher than 15.4 $\rm V$

– a programmable function that uses the demag pin. The current flowing into the demag pin is mirrored and compared to the reference current lovp (120 μ A). Thus this OVP is quicker as it is not impacted by the V_{CC} inertia and is called QOVP.

In both cases, once an OVP condition is detected, the output is latched off until a new circuit startup.

Startup Management

The V_i pin 8 is directly connected to the HV DC rail Vin. This high voltage current source is internally connected to the V_{CC} pin and thus is used to charge the V_{CC} capacitor. The V_{CC} capacitor charge period corresponds to the startup phase. When the V_{CC} voltage reaches 13 V, the high voltage 9.0 mA current source is disabled and the device starts working. The device enters into the switching phase.

It is to be noticed that the maximum rating of the V_i pin 8 is 500 V. ESD protection circuitry is not currently added to this pin due to size limitations and technology constraints. Protection is limited by the drain-substrate junction in avalanche breakdown. To help increase the application safety against high voltage spike on that pin it is possible to insert a small wattage 1.0 k Ω series resistor between the V_{in} rail and pin 8.

The Figure 7 shows the V_{CC} voltage evolution in case of no external current source providing current into the V_{CC} pin during the switching phase. This case can be encountered in SMPS when the self supply through an auxiliary winding is not present (strong overload on the SMPS output for example). The Figure 17 also depicts this working configuration.



Figure 7. Hiccup Mode

In case of the hiccup mode, the duty cycle of the switching phase is in the range of 10%.

Mode Transition

The LW latch Figure 8 is the memory of the working status at the end of every switching sequence.

Two different cases must be considered for the logic at the termination of the SWITCHING PHASE:

1. No Over Current was observed

2. An Over Current was observed

These 2 cases are corresponding to the signal labelled NOC in case of "No Over Current" and "OC" in case of Over Current. So the effective working status at the end of the ON time memorized in LW corresponds to Q=1 for no over current and Q=0 for over current.

This sequence is repeated during the Switching phase. Several events can occur:

- 1. SMPS switch OFF
- 2. SMPS output overload
- 3. Transition from Normal to Pulsed Mode
- 4. Transition from Pulsed Mode to Normal Mode



Figure 8. Transition Logic

• 1. SMPS SWITCH OFF

When the mains is switched OFF, so long as the bulk electrolithic bulk capacitor provides energy to the SMPS, the controller remains in the switching phase. Then the peak current reaches its maximum peak value, the switching frequency decreases and all the secondary voltages are reduced. The V_{CC} voltage is also reduced. When V_{CC} is equal to 10 V, the SMPS stops working.

• 2. Overload

In the hiccup mode the 3 distinct phases are described as follows (refer to Figure 7):

The SWITCHING PHASE: The SMPS output is low and the regulation block reacts by increasing the ON time (dmax = 80%). The OC is reached at the end of every switching cycle. The LW latch (Figure 8) is reset before the VPWM signal appears. The SMPS output voltage is low. The V_{CC} voltage cannot be maintained at a normal level as the auxiliary winding provides a voltage which is also reduced in a ratio similar to the one on the output (i.e. Vout nominal / Vout short-circuit). Consequently the V_{CC} voltage is reduced at an operating rate given by the combination V_{CC} capacitor value together with the I_{CC} working consumption (3.2 mA) according to the equation 2. When V_{CC} crosses 10V the WORKING PHASE gets terminated. The LW latch remains in the reset status.

The LATCHED-OFF PHASE: The V_{CC} capacitor voltage continues to drop. When it reaches 6.5 V this phase is terminated. Its duration is governed by equation 3.

The startup PHASE is reinitiated. The high voltage startup current source ($-I_{CC1} = 9.0 \text{ mA}$) is activated and the MODE latch is reset. The V_{CC} voltage ramps up according to the equation 1. When it reaches 13 V, the IC enters into the SWITCHING PHASE.

The NEXT SWITCHING PHASE: The high voltage current source is inhibited, the MODE latch (Q=0) activates the NORMAL mode of operation. Figure 3 shows that no current is injected out pin 2. The over current sense level corresponds to 1.0 V.

As long as the overload is present, this sequence repeats. The SWITCHING PHASE duty cycle is in the range of 10%.

• 3. Transition from Normal to Pulsed Mode

In this sequence the secondary side is reconfigured (refer to the typical application schematic on page 13). The high voltage output value becomes lower than the NORMAL mode regulated value. The TL431 shunt regulator is fully OFF. In the SMPS standby mode all the SMPS outputs are lowered except for the low voltage output that supply the wake-up circuit located at the isolated side of the power supply. In that mode the secondary regulation is performed by the zener diode connected in parallel to the TL431.

The secondary reconfiguration status can be detected on the SMPS primary side by measuring the voltage level present on the auxiliary winding Laux. (Refer to the Demagnetization Section). In the reconfigured status, the Laux voltage is also reduced. The V_{CC} self-powering is no longer possible thus the SMPS enters in a hiccup mode similar to the one described under the Overload condition.

In the SMPS standby mode the 3 distinct phases are:

The SWITCHING PHASE: Similar to the Overload mode. The current sense clamping level is reduced

according to the equation of the current sense section, page 5. The C.S. clamping level depends on the power to be delivered to the load during the SMPS standby mode. Every switching sequence ON/OFF is terminated by an OC as long as the secondary Zener diode voltage has not been reached. When the Zener voltage is reached the ON cycle is terminated by a true PWM action. The proper SWITCHING PHASE termination must correspond to a NOC condition. The LW latch stores this NOC status.

The LATCHED OFF PHASE: The MODE latch is set.

The startup PHASE is similar to the Overload Mode. The MODE latch remains in its set status (Q=1).

The SWITCHING PHASE: The standby signal is validated and the 200 μ A is sourced out of the Current Sense pin 2.

• 4. Transition from Standby to Normal

The secondary reconfiguration is removed. The regulation on the low voltage secondary rail can no longer be achieved, thus at the end of the SWITCHING PHASE, no PWM condition can be encountered. The LW latch is reset.

At the next WORKING PHASE a NORMAL mode status takes place.

In order to become independent of the recovery time constant on the secondary side of the SMPS an additional reset input R2 is provided on the MODE latch. The condition Idemag<24 μ A corresponds to the activation of the secondary reconfiguration status. The R2 reset insures a direct return into the Normal Mode.

Pulsed Mode Duty Cycle Control

During the sleep mode of the SMPS the switch S3 is closed and the control input pin 3 is connected to a 4.6 V voltage source thru a 500 Ω resistor. The discharge rate of the V_{CC} capacitor is given by I_{CC-latch} (device consumption during the LATCHED OFF phase) in addition to the current drawn out of the pin 3. Connecting a resistor between the Pin 3 and GND (R_{DPULSED}) a programmable current is drawn from the V_{CC} through pin 3. The duration of the LATCHED OFF phase is impacted by the presence of the resistor R_{DPULSED}. The equation 3 shows the relation to the pin 3 current.

Pulsed Mode Phases

Equations 1 through 8 define and predict the effective behavior during the PULSED MODE operation. The equations 6, 7, and 8 contain K, Y, and D factors. These factors are combinations of measured parameters. They appear in the parameter section "Kfactors for pulsed mode operation" page 4. In equations 3 through 8 the pin 3 current is the current defined in the above section "Pulsed Mode Duty Cycle Control".

EQUATION 1

Startup Phase Duration:

$$t_{start-up} = \frac{C_{Vcc} \times (V_{stup} - UVLO2)}{I_{stup}}$$

where: I_{stup} is the startup current flowing through V_{CC} pin C_{Vcc} is the V_{CC} capacitor value

EQUATION 2

Switching Phase Duration:

$$t_{switch} = \frac{C_{Vcc} \times (V_{stup} - UVLO1)}{I_{ccS} + I_{G}}$$

where: I_{ccS} is the no load circuit consumption in switching phase I_{G} is the current consumed by the Power Switch

EQUATION 3

Latched-off Phase Duration:

$$t_{latched-off} = \frac{C_{Vcc} \times (UVLO1 - UVLO2)}{I_{ccL} + I_{pin3}}$$

where: \mathbf{I}_{ccL} is the latched off phase consumption I_{pin3} is the current drawn from pin3 adding a resistor

EQUATION 4

Burst Mode Duty Cycle:

$$d_{BM} = \frac{t_{switch}}{t_{start - up} + t_{switch} + t_{latched - off}}$$

EQUATION 5

EQUATION 6

$$1 + \left(\frac{k_{S/Stup} \times \frac{l_{ccS} + l_{G}}{l_{stup}}}{+}\right) + \left(\frac{k_{S/L} \times \frac{l_{ccS} + l_{G}}{l_{ccL} + l_{pin3}}}{+}\right)$$

where: $k_{S/Stup} = (V_{stup} - UVLO2)/(V_{stup} - UVLO1)$ $k_{S/L} = (UVLO1 - UVLO2)/(V_{stup} - UVLO1)$

EQUATION 7

$$d_{BM} = \frac{1}{1 + \left(\frac{l_{ccS} + l_{G}}{l_{stup}} \times \left[k_{S/Stup} + \left(k_{S/L} \times \frac{l_{stup}}{l_{ccL} + l_{pin3}}\right)\right]\right)}$$

EQUATION 8

$$d_{BM} = \frac{1}{1 + \left\{ \left(k1 + \frac{l_{G}}{l_{stup}} \right) \times \left[k_{S/Stup} + \left(k_{S/L} \times \frac{1}{k2 + \left(\frac{l_{pin3}}{l_{stup}} \right)} \right) \right] \right\}}$$

where: $k1 = I_{ccs}/I_{stup}$ $k2 = I_{ccL/}I_{stup}$ $k_{S/Stup} = (V_{stup} - UVLO2)/(V_{stup} - UVLO1)$ $k_{S/L} = (UVLO1 - UVLO2)/(V_{stup} - UVLO1)$

PULSED MODE CURRENT SENSE CLAMPING LEVEL

.rdg LEVEL Lesired maximum curr. Equations 9, 10, 11 and 12 allow the calculation of the Rcs value for the desired maximum current peak value during the SMPS standby mode.

EQUATION 9

$$lpk_{stby} = \frac{V_{cs-th} - (R_{cs} \times I_{cs})}{R_{s}}$$

where: V_{cs-th} is the CS comparator threshold Ics is the CS internal current source R_S is the sensing resistor R_{cs} is the resistor connected between pin 2 and R_S

EQUATION 10

$$lpk_{stby} = V_{cs-th} \times \frac{1 - \left(R_{cs} \times \frac{l_{cs}}{V_{cs}} + \frac{1 - \left(R_{cs} \times \frac{l_$$

EQUATION 11

$$lpk_{stby} = V_{cs-th} \times \frac{1 - (R_{cs} \times Y_{cs-stby})}{R_{s}}$$

where: $Y_{cs-stby} = I_{cs}/V_{cs-th}$

Taking into account the circuit propagation delay (δt_{cs}) and the Power Switch reaction time (δt_{ps}):

EQUATION 12

$$lpk_{stby} = \left[V_{cs-th} \times \frac{1 - (R_{cs} \times Y_{cs-stby})}{R_{s}} \right] + \frac{V_{in} \times (\delta t_{cs} + \delta t_{ps})}{L_{p}}$$



Figure 13. Vpin3 During the Latched Off Period

Figure 14. Device Consumption when Switching



The data in Figure 16 corresponds to the waveform in Figure 17. The Figure 17 shows V_{CC} , I_{CC} , I_{sense} (pin 2) and V_{out} (pin 5). V_{out} (pin 5) in fact shows the envelope of the

output switching pulses. This mode corresponds to an overload condition.







85 Vac to 265 Vac 112 V/0.45 A 16 V/1.5 A

Output power Standby mode





Figure 18. Typical Application

The secondary reconfiguration is activated by the μ P through the switch. The dV/dt appearing on the high voltage winding (pins 14 of the transformer) at every TMOS switch off, produces a current spike through the series RC network R7, C17. According to the switch position this spike is either absorbed by the ground (switch closed) or flows into the thyristor gate (switch open) thus firing the MCR22–6. The closed position of the switch corresponds to the Pulsed Mode activation. In this secondary side SMPS status the high voltage winding (12–14) is connected through D12 and DZ1 to the 8.0 V low voltage secondary rail. The voltages

applied to the secondary windings 12–14, 10–11 and 6–7 (Vaux) are thus divided by ratio N12–14 / N9–8 (number of turns of the winding 12–14 over number of turns of the winding 9–8). In this reconfigured status all the secondary voltages are lowered except the 8.0 V one. The regulation during every pulsed or burst is performed by the zener diode DZ3 which value has to be chosen higher than the normal mode regulation level. This working mode creates a voltage ripple on the 8.0 V rail which generally must be post regulated for the microProcessor supply.



The Figure 19 shows the SMPS behavior while working in the reconfigured mode. The top curve represents the V_{CC} voltage (pin 6 of the MC44608). The middle curve represents the 8.0 V rail. The regulation is taking place at 11.68 V. On the bottom curve the pin 2 voltage is shown. This voltage represents the current sense signal. The pin 2

voltage is the result of the 200 μ A current source activated during the startup phase and also during the working phase which flows through the R4 resistor. The used high resolution mode of the oscilloscope does not allow to show the effective ton current flowing in the sensing resistor R11.

PACKAGE DIMENSIONS

8 LEAD PDIP

CASE 626-05 ISSUE M



ON Semiconductor and UIII) are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arguing out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agosciated with such unintended or unauthorized use persons and science particular besides on the regarding the same flags that SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative