## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **General Description**

The MAX11254 is a 6-channel, 24-bit delta-sigma ADC that achieves exceptional performance while consuming very low power. Sample rates up to 64ksps allow precision DC measurements. The MAX11254 communicates via a SPI serial interface and is available in a small (5mm x 5mm) TQFN package.

The MAX11254 offers a 6.2nV/ $\sqrt{\text{Hz}}$  noise programmable gain amplifier (PGA) with gain settings from 1x to 128x. The integrated PGA provides isolation of the signal inputs from the switched capacitor sampling network. The PGA also enables the MAX11254 to interface directly with high-impedance sources without compromising available dynamic range.

The MAX11254 operates from a single 2.7V to 3.6V analog supply, or split  $\pm$ 1.8V analog supplies, allowing the analog input to be sampled below ground. The digital supply range is 1.7V to 2.0V or 2.0V to 3.6V, allowing communication with 1.8V, 2.5V, 3V, or 3.3V logic.

#### **Applications**

- Analog I/O for Programmable Logic Controllers
- Weigh Scales
- Pressure Sensors
- Battery-Powered Instrumentation
- Automotive

### **Typical Application Circuit**

#### **Benefits and Features**

- High Resolution for Industrial Applications that Require a Wide Dynamic Range
  - 133dB SNR at 50sps
  - 124dB SNR at 1000sps
- Longer Battery Life for Portable Applications
  - 2.2mA Operating Mode Current
  - 1µA Sleep Current
- Single or Split Analog Supplies Provide Input Voltage Range Flexibility
  - 2.7V to 3.6V (Single Supply) or ±1.8V (Split Supply)
- Enables System Integration
  - Low Noise, 6.2nV/<del>√Hz</del> PGA with Gains of 1, 2, 4, 8, 16, 32, 64, 128
  - · 6-Channel, Fully Differential Input
- Enables On-Demand Device and System Gain and Offset Calibration
  - User-Programmable Offset and Gain Registers
- Robust Performance in a Small Package
  - -40°C to +125°C Operating Temperature Range
  - TQFN Package, 5mm x 5mm
- AEC-Q100 Qualified, Refer to Ordering Information for List of /V Parts





## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **Absolute Maximum Ratings**

AVDD to AVSS	0.3V to +3.9V
AVDD to DGND	-0.3V to +3.9V
DVDD to DGND	-0.3V to +3.9V
AVSS to DGND	1.95V to +0.3V
DVDD to AVSS	0.3V to +3.9V
AVSS to GPOGND	1.95V to +0.3V
GPOGND to DGND	1.95V to +0.3V
AIN_P, AIN_N,REFP, REFN,	
CAPP, CAPN to AVSS	0.3V to the lower of
	+3.9V or (V <sub>AVDD</sub> + 0.3V)
GPO_ to GPOGND	0.3V to the lower of
	+3.9V or (V <sub>AVDD</sub> + 0.3V)
CAPREG to AVSS	0.3V to +3.9V

CAPREG to DGND0.3V to +2.1V
All Other Pins to DGND
+3.9V or (V <sub>DVDD</sub> + 0.3V)
Maximum Continuous Current into Any Pins
Except GPOGND Pin±50mA
Maximum Continuous Current into
GPOGND Pin±100mA
Continuous Power Dissipation (T <sub>A</sub> = +70°C)
TQFN (derate 34.5mW/°C above +70°C)2758.6mW
Operating Temperature Range40°C to +125°C
Junction Temperature+150°C
Storage Temperature Range
Soldering Temperature (reflow)+260°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

# Package Thermal Characteristics (Note 1)

Junction-to-Ambient Thermal Resistance (0JA)......29°C/W

**Note 1:** Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

#### **Electrical Characteristics**

 $(V_{AVDD} = 3.6V, V_{AVSS} = 0V, V_{DVDD} = 2.0V$  to 3.6V,  $V_{REFP} - V_{REFN} = V_{AVDD}$ , DATA RATE = 1ksps, PGA low-noise mode, single-cycle conversion mode (SCYCLE = 1). T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)(Note 2)

PARAMETER	SYMBOL	CONDITI	MIN	TYP	MAX	UNITS			
STATIC PERFORMANCE (Single-Cycle Conversion Mode)									
		PGA gain of 128, single-cycle	PGA low- noise mode		0.19				
		mode at 1ksps data rate	PGA low- power mode		0.26				
Noise Voltage		PGA gain of 128, single-cycle	PGA low- noise mode		0.83				
(Referred to Input)	Vn	mode at 12.8ksps data rate	PGA low- power mode		1.16		μV <sub>RMS</sub>		
		PGA gain of 128, continuous mode at 64ksps data rate	PGA low- noise mode		0.83				
				PGA low- power mode		1.16			
Integral Nonlinearity	INL				3	15	ppm		
Zero Error	Z <sub>ERR</sub>	After system zero-scale calibration			1		μV		
Zero Drift	Z <sub>Drift</sub>				50		nV/°C		
Full-Scale Error	FSE	After system full-scale calibration (Notes 3 and 4)			2		ppmFSR		

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Electrical Characteristics (continued)**

 $(V_{AVDD} = 3.6V, V_{AVSS} = 0V, V_{DVDD} = 2.0V \text{ to } 3.6V, V_{REFP} - V_{REFN} = V_{AVDD}$ , DATA RATE = 1ksps, PGA low-noise mode, single-cycle conversion mode (SCYCLE = 1). T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Full-Scale Error Drift	FSE <sub>Drift</sub>			0.05		ppmFSR/°C
		DC rejection	110	130		
	0145	50Hz/60Hz rejection (Note 5)	110	130		
Common-Mode Rejection	CMR	DC rejection with PGA gain 64	80	105		dB
		DC rejection with PGA gain 128		95		
		DC rejection	73	95		
AVDD, AVSS Supply Rejection Ratio	PSRRA	50Hz/60Hz rejection (Note 5)	75	95		dB
Tallo		DC rejection with PGA gain 128	65	75		
		DC rejection	105	115		
DVDD Supply Rejection Ratio	PSRRD	50Hz/60Hz rejection (Note 5)	105	115		dB
		DC rejection with PGA gain 128	90	110		
PGA					·	
Gain Setting			1		128	V/V
Noise-Spectral Density	NSD	Low-noise mode		6.2		nV/√Hz
	NSD	Low-power mode		10		
	G <sub>ERR</sub>	Gain = 1		0.75		
		Gain = 2		1.2		
		Gain = 4		2		
Gain Error, Not Calibrated		Gain = 8		3		%
Gain Error, Not Galibrated		Gain = 16		4.5		70
		Gain = 32		6		
		Gain = 64		5.5		
		Gain = 128		2		
Output Voltage Range	VOUT <sub>RNG</sub>		V <sub>AVSS</sub> + 0.3		V <sub>AVDD</sub> - 0.3	V
MUX		·				
Channel-to-Channel Isolation	ISO <sub>CH-CH</sub>	DC		140		dB
GENERAL-PURPOSE OUTPUT	S	·				
Resistance (On)	R <sub>ON</sub>	GPO_ output current = 30mA, GPOGND connected to AVSS		3.5	10	Ω
		Per output		30		mA
Maximum Current (On)	I <sub>MAX</sub>	Total from all outputs into GPOGND pin (Note 5)			90	mA

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Electrical Characteristics (continued)**

 $(V_{AVDD} = 3.6V, V_{AVSS} = 0V, V_{DVDD} = 2.0V \text{ to } 3.6V, V_{REFP} - V_{REFN} = V_{AVDD}$ , DATA RATE = 1ksps, PGA low-noise mode, single-cycle conversion mode (SCYCLE = 1). T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Leakage Current (Off)	I <sub>leak1</sub>	Current into the GPOGND pin with one individual GPO_pin connected to 3V		0.4		nA
	I <sub>leak3</sub>	Current into the GPOGND pin with all GPO_ pins connected to 3V		13	100	
POWER-UP DELAYS (Note 5)						
Power-Up Time	T <sub>PUPSLP</sub>	SLEEP state (full power-down) to LDO wake-up $V_{AVDD} = 2.7V, V_{DVDD} = 2.0V,$ CAPREG = 220nF	23 45		45	μs
	T <sub>PUPSBY</sub>	STANDBY state (analog blocks powered down, LDO on) to Active			8	
ANALOG INPUTS/REFERENCI	E INPUTS					
Common-Mode Input Voltage		Direct (PGA bypassed)	V <sub>AVSS</sub>		V <sub>AVDD</sub>	
Range, V <sub>CM</sub> = (V <sub>AIN_P</sub> + V <sub>AIN_N</sub> )/2	CMI <sub>RNG</sub>	PGA	V <sub>AVSS</sub> + 0.4		V <sub>AVDD</sub> - 1.3	V
Input Voltage Range (AIN_P, AIN_N)		Direct (PGA bypassed)	V <sub>AVSS</sub>		V <sub>AVDD</sub>	
	V <sub>IN(RNG)</sub>	PGA	V <sub>AVSS</sub> + 0.4		V <sub>AVDD</sub> - 1.3	V
Differential Input Voltage		Unipolar	0		V <sub>REF</sub>	V
Range (AIN_P – AIN_N)	V <sub>IN(DIFF)</sub>	Bipolar	-V <sub>REF</sub>		+V <sub>REF</sub>	v
DC Input Leakage	I <sub>IN_LEAK</sub>	SLEEP state enabled		±0.1		nA
Differential Input Conductance	G <sub>DIFF</sub>	Direct (PGA bypassed)		±11.6		μA/V
Differential Input Current	IDIFF	PGA enabled		±1		nA
Common-Mode Input Conductance	G <sub>CM</sub>	Direct (PGA bypassed)		±1		µA/V
Common-Mode Input Current	I <sub>CM</sub>	PGA enabled		±10		nA
Reference Differential Input Resistance	R <sub>REF</sub>	Active state		26		kΩ
Reference Differential Input Current	IREF_PD	STANDBY and SLEEP state	±1			nA
Input Consoltance	C <sub>IN</sub>	Direct (PGA bypassed)	2.5 0.25			۳Ē
Input Capacitance	CPGAIN	PGA				pF
AIN_P, AIN_N Sampling Rate	f <sub>S</sub>			4.096		MHz
Reference Voltage Range (REFP, REFN)	V <sub>REF(RNG)</sub>	(Note 6)			V <sub>AVDD</sub>	V

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Electrical Characteristics (continued)**

 $(V_{AVDD} = 3.6V, V_{AVSS} = 0V, V_{DVDD} = 2.0V \text{ to } 3.6V, V_{REFP} - V_{REFN} = V_{AVDD}$ , DATA RATE = 1ksps, PGA low-noise mode, single-cycle conversion mode (SCYCLE = 1). T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. Typical values are at T<sub>A</sub> = +25°C.)(Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Differential Reference Voltage Range (REFP – REFN)	V <sub>REF</sub>		1.5		V <sub>AVDD</sub>	V
REFP, REFN Sampling Rate				4.096		MHz
SENSOR FAULT DETECT CUR	RENTS	•				
Current				1.1		μA
Initial Tolerance				±10		%
Drift				0.3		%/°C
DIGITAL SINC FILTER RESPON	NSE					
Bandwidth (-3dB)				0.203 x DATA RATE		Hz
Settling Time (Latency)				5/DATA RATE		s
LOGIC INPUTS						
Input Current	IDIGILEAK	Leakage current			±1	μA
Input Low Voltage	V <sub>IL</sub>				0.3 x V <sub>DVDD</sub>	V
Input High Voltage	VIH		0.7 x V <sub>DVDD</sub>			V
Input Hysteresis	V <sub>HYS</sub>			200		mV
GPIO Input Low Voltage	V <sub>IL_GPIO</sub>				0.3	V
GPIO Input High Voltage	VIH_GPIO		1.2			V
GPIO Input Hysteresis	V <sub>HYS_GPIO</sub>			20		mV
LOGIC OUTPUTS						
Output Low Level	V <sub>OL</sub>	I <sub>OL</sub> = 1mA			0.4	V
Output High Level (RDYB, DOUT, GPIO_ )	V <sub>OH</sub>	I <sub>OH</sub> = 1mA	0.9 x V <sub>DVDD</sub>			V
Floating State Leakage Current	IDIGO <sub>LEAK</sub>				±10	μA
Floating State Output Capacitance	C <sub>DIGO</sub>			9		pF
POWER REQUIREMENTS						
Negative Analog Supply Voltage	V <sub>AVSS</sub>		-1.8		0	V
Positive Analog Supply Voltage	V <sub>AVDD</sub>		V <sub>AVSS</sub> + 2.7		V <sub>AVSS</sub> + 3.6	V
Negative I/O Supply Voltage	V <sub>DGND</sub>		0			V

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Electrical Characteristics (continued)**

 $(V_{AVDD} = 3.6V, V_{AVSS} = 0V, V_{DVDD} = 2.0V \text{ to } 3.6V, V_{REFP} - V_{REFN} = V_{AVDD}, \text{ DATA RATE} = 1 \text{ksps}, \text{PGA low-noise mode, single-cycle conversion mode} (SCYCLE = 1). T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}. Typical values are at T_A = +25°C.)(Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		CAPREG not driven by external supply	2.0		3.6	
Positive I/O Supply Voltage	V <sub>DVDD</sub>	DVDD and CAPREG pins connected together on the circuit board	1.7		2.0	V
		Internal LDO enabled	1.8			
CAPREG Supply Voltage	V <sub>CAPREG</sub>	When CAPREG pin is driven externally, ensure it is connected directly to DVDD pin	1.7		2.0	V
		Direct		2.2	3	
Analog Supply Current	IAVDD(CNV)	PGA low-power mode		3.5	4.7	mA
		PGA low-noise mode		4.2	5.75	
		$V_{\text{DVDD}}$ = 2.0V, LDO enabled		0.65	1.1	
DVDD Operating Current	IDVDD(CNV)	V <sub>DVDD</sub> = V <sub>CAPREG</sub> = 2.0V, LDO disabled		0.58		mA
AVDD Sleep Current	I <sub>AVDD(SLP)</sub>	$V_{AVDD}$ = 3.6V, $V_{AVSS}$ = 0V, $V_{DVDD}$ = 2.0V		1		μA
DVDD Sleep Current	I <sub>DVDD(SLP)</sub>	V <sub>DVDD</sub> = 2.0V		0.3	2.3	μA
AVDD Standby Current	I <sub>AVDD(SBY)</sub>	$V_{AVDD}$ = 3.6V, $V_{AVSS}$ = 0V, $V_{DVDD}$ = 2.0V		1.5		μΑ
		V <sub>DVDD</sub> = 2.0V, LDO enabled		50	175	
DVDD Standby Current	I <sub>DVDD(SBY)</sub>	V <sub>DVDD</sub> = V <sub>CAPREG</sub> = 2.0V, LDO disabled		2.5		μΑ
LIVI O Throshold Low to High	New Year	AVDD, DVDD supply undervoltage lockout	0.8	1.2	1.65	V
UVLO Threshold Low to High	V <sub>LH</sub>	CAPREG supply undervoltage lockout	0.65	1.0	1.35	v
UVLO Threshold High to Low	Mar	AVDD, DVDD supply undervoltage lockout	0.6 1.1 1.55		1.55	V
	V <sub>HL</sub>	CAPREG supply undervoltage lockout	0.45	0.95	1.3	V

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Electrical Characteristics (continued)**

 $(V_{AVDD} = 3.6V, V_{AVSS} = 0V, V_{DVDD} = 2.0V \text{ to } 3.6V, V_{REFP} - V_{REFN} = V_{AVDD}, \text{ DATA RATE} = 1 \text{ksps}, \text{PGA low-noise mode, single-cycle conversion mode} (SCYCLE = 1). T_A = T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted}. Typical values are at T_A = +25°C.)(Note 2)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
	AVDD, DVDD supply undervoltage lockout		4			%
UVLO Hysteresis	V <sub>HYS</sub>	/HYS CAPREG supply undervoltage lockout		5		
UVLO Delay Low to High or	T	AVDD, DVDD supply undervoltage lockout	10 3.5			
High to Low	T <sub>DEL</sub>	CAPREG supply undervoltage lockout			- µs	
	т_	AVDD, DVDD supply undervoltage lockout	10			
UVLO Glitch Suppression	Τ <sub>Ρ</sub>	CAPREG supply undervoltage lockout		10		ns



Figure 1. SPI Timing Diagram

## 24-Bit, 6-Channel, 64ksps, 6.2nV/<del>/Hz</del> PGA, Delta-Sigma ADC with SPI Interface

#### **SPI Timing Requirements**

(V<sub>AVDD</sub> = 3.6V, V<sub>AVSS</sub> = 0V, V<sub>DVDD</sub> = 1.7V to 3.6V, T<sub>A</sub> = T<sub>MIN</sub> to T<sub>MAX</sub>, unless otherwise noted. For output pins, C<sub>LOAD</sub> = 20pF.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
SCLK Frequency	fSCLK	Note 5 applies to minimum value	0.05	0.05 8		MHz
SCLK Clock Period	t <sub>CP</sub>		125			ns
SCLK Pulse-Width High	t <sub>CH</sub>	Allow 40% duty cycle	50			ns
SCLK Pulse-Width Low	t <sub>CL</sub>	Allow 40% duty cycle	50			ns
CSB Low Setup	t <sub>CSS0</sub>	CSB low to 1st SCLK rise setup	40			ns
CSB High Setup	t <sub>CSS1</sub>	CSB rising edge to SCLK rising edge setup time (Note 5)	40			ns
SCLK Fall Hold	t <sub>CSH1</sub>	SCLK falling edge to CSB rising edge, SCLK hold time	3			ns
CSB Pulse Width	tcsw	Minimum CSB pulse-width high	40			ns
DIN Setup	t <sub>DS</sub>	DIN setup to SCLK rising edge	40			ns
DIN Hold	t <sub>DH</sub>	DIN hold after SCLK rising edge	0	0		ns
DOUT Transition	tdot	DOUT transition valid after SCLK fall (Note 5)			40	ns
DOUT Hold	tdoh	Output hold time remains valid after SCLK fall (Note 5)	3			ns
DOUT Disable	t <sub>DOD</sub>	CSB rise to DOUT disable (Note 5)			25	ns
CSB Fall to DOUT Valid	t <sub>DOE</sub>	(Note 5)	0		40	ns
SCLK Rise to RDYB '1'	t <sub>R1</sub>	RDYB transitions from '0' to '1' on rising edge of SCLK when LSB-1 of DATA is shifted onto DOUT (Note 5)	0		40	ns
		RDYB transition from '0' to '1' on falling edge of RSTB, internal clock mode (Note 5)			300	ns
RSTB Fall to RDYB '1'	t <sub>R2</sub>	RDYB transition from '0' to '1' on falling edge of RSTB, external clock mode, clock frequency = f <sub>CLK</sub> (Note 5)			2/f <sub>CLK</sub>	S

Note 2: Limits are 100% tested at T<sub>A</sub> = +25°C, unless otherwise noted. Limits over the operating temperature range and relevant supply voltage range are guaranteed by design and characterization.

Note 3: Full-scale error includes errors from gain and offset or zero-scale error.

Note 4: ppmFSR is parts per million of full-scale range.Note 5: These specifications are guaranteed by design, characterization, or SPI protocol.

Note 6: Reference common mode  $(V_{REFP} + V_{REFN})/2 \le (V_{AVDD} + V_{AVSS})/2 + 0.1V.$ 

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Typical Operating Characteristics**

 $(V_{AVDD} = +3.6V, V_{AVSS} = 0V, V_{DVDD} = +2.0V, V_{REFP} - V_{REFN} = V_{AVDD}; T_A = T_{MIN} \text{ to } T_{MAX}, \text{ LDO enabled, PGA enabled, unless otherwise noted. Data rate = 1ksps, single-cycle conversion mode (SCYCLE = 1) Typical values are at T_A = +25°C.)$ 



## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Typical Operating Characteristics (continued)**

 $(V_{AVDD} = +3.6V, V_{AVSS} = 0V, V_{DVDD} = +2.0V, V_{REFP} - V_{REFN} = V_{AVDD}; T_A = T_{MIN}$  to  $T_{MAX}$ , LDO enabled, PGA enabled, unless otherwise noted. Data rate = 1ksps, single-cycle conversion mode (SCYCLE = 1) Typical values are at  $T_A = +25^{\circ}$ C.)



















## 24-Bit, 6-Channel, 64ksps, 6.2nV/VHz PGA, Delta-Sigma ADC with SPI Interface

## **Typical Operating Characteristics (continued)**

 $(V_{AVDD} = +3.6V, V_{AVSS} = 0V, V_{DVDD} = +2.0V, V_{REFP} - V_{REFN} = V_{AVDD}; T_A = T_{MIN} \text{ to } T_{MAX}, \text{ LDO enabled, PGA enabled, unless otherwise noted. Data rate = 1ksps, single-cycle conversion mode (SCYCLE = 1) Typical values are at T_A = +25°C.)$ 



FREQUENCY (Hz)

FREQUENCY (Hz)

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Pin Configuration**



## **Pin Description**

PIN	NAME	FUNCTION
1	RDYB	Active-Low Data Ready Output. RDYB goes low when a new conversion result is available in the data register. When a read operation of a full output word completes, RDYB returns high. RDYB is always driven.
2	SCLK	SPI Serial Clock Input
3	AVDD	Positive Analog Supply
4	AVSS	Negative Analog Supply
5	REFP	Positive Reference Input
6	REFN	Negative Reference Input
7	AIN0N	Negative Analog Input 0
8	AIN0P	Positive Analog Input 0
9	AIN1N	Negative Analog Input 1
10	AIN1P	Positive Analog Input 1

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## **Pin Description (continued)**

PIN	NAME	FUNCTION
11	AIN2N	Negative Analog Input 2
12	AIN2P	Positive Analog Input 2
13	AIN3N	Negative Analog Input 3
14	AIN3P	Positive Analog Input 3
15	AIN4N	Negative Analog Input 4
16	AIN4P	Positive Analog Input 4
17	AIN5N	Negative Analog Input 5
18	AIN5P	Positive Analog Input 5
19	CAPN	PGA Filter Input. Connect 1nF C0G capacitor between CAPP and CAPN.
20	CAPP	PGA Filter Input. Connect 1nF C0G capacitor between CAPP and CAPN.
21	GPOGND	Analog Switch/General-Purpose Output, GND Terminal
22	GPO1	Analog Switch Normally Open Terminal/General-Purpose Output 1. Register controlled, close position connects GPO1 to GPOGND. Current sink only.
23	GPIO0/ CLK	General-Purpose I/O Pin (Default) or External Clock Signal for the Device. When external clock mode is selected, provide a digital clock signal at this pin. The MAX11254 is specified with a clock frequency of 8.192MHz. Clock frequencies below 8.192MHz are supported. The data rate and digital filter notch frequencies scale with the clock frequency.
24	GPO0	Analog Switch Normally Open Terminal/General-Purpose Output 0. Register controlled, close position connects GPO0 to GPOGND. Current sink only.
25	GPIO1/ SYNC	Synchronization Input (default) or General-Purpose I/O Pin. SYNC resets both the digital filter and the modulator. Connect SYNC from multiple MAX11254s in parallel to synchronize more than one ADC to an external trigger.
26	CAPREG	1.8V Subregulator Output. Connects to DVDD when driven externally by a 1.8V supply. Connect a 220nF or larger capacitor between CAPREG and DGND.
27	RSTB	Active-Low Power-On-Reset Input
28	DVDD	Digital Power Supply, 1.7V to 3.6V
29	DGND	Digital Ground
30	DOUT	Serial Data Output
31	CSB	Active-Low Chip-Select Input
32	DIN	Serial Data Input
	EP	Exposed Pad. Connect EP directly to AVSS plane.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **Functional Diagram**



#### **Detailed Description**

The MAX11254 is a 24-bit delta-sigma ADC that achieves exceptional performance consuming minimal power. Sample rates up to 64ksps support precision DC measurements. The built-in sequencer supports scanning of selected analog channels, programmable conversion delay, and math operations to automate sensor monitoring.

The fourth order delta-sigma modulator is unconditionally stable and measures six differential input voltages. The modulator is monitored for overrange conditions, which are reported in the status register. The digital filter is a variable decimation-rate SINC filter with overflow monitoring reported in the status register.

The programmable gain differential amplifier (PGA) is low noise and is programmable from 1 to 128. The PGA buffers the modulator and provides a high-impedance input to the analog channels.

#### System Clock

The MAX11254 incorporates a highly stable internal oscillator that provides the system clock. The system clock is trimmed to 8.192MHz, providing digital and analog timing. The MAX11254 also supports an external clock mode.

#### **Voltage Reference Inputs**

The MAX11254 provides differential inputs REFP and REFN for an external reference voltage. Connect the external reference directly across the REFP and REFN pins to obtain the differential reference voltage. The  $V_{REFP}$  voltage should always be greater than the  $V_{REFN}$  voltage, and the common-mode voltage range is between 0.75V and  $V_{AVDD}$  - 0.75V.

#### **Analog Inputs**

The MAX11254 measures six pairs of differential analog inputs (AIN\_P, AIN\_N) in direct connection or buffered through the PGA.

See the *CTRL2: Control Register 2 (Read/Write)* table for programming and enabling the PGA or direct connect mode. The default configuration is direct connect, with the PGA powered down.

#### **Bypass/Direct Connect**

The MAX11254 offers the option to bypass the PGA and route the analog inputs directly to the modulator. This option lowers the power of the device since the PGA is powered down.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### Programmable Gain Amplifier (PGA)

The integrated PGA provides gain settings from 1x to 128x. (Figure 2). Direct connection is available to bypass the PGA and directly connect to the modulator. The PGA's absolute input voltage range is  $CMI_{RNG}$  and the PGA output voltage range is  $VOUT_{RNG}$ , as specified in the *Electrical Characteristics*.

Note that linearity and performance degrade when the specified input common-mode voltage of the PGA is exceeded. The input common-mode range and output common-mode range are shown in Figure 3. The following equations describe the relationship between the analog inputs and PGA output.

AINP = Positive input to the PGA

AINN = Negative input to the PGA

CAPP = Positive output of PGA

CAPN = Negative output of PGA

 $V_{CM}$  = Input common mode

GAIN = PGA gain

V<sub>REF</sub> = ADC reference input voltage

 $V_{IN} = V_{AINP} - V_{AINN}$ 

**Note:** Input voltage range is limited by the reference voltage as described by  $V_{IN} \le \pm V_{REF}/GAIN$ 

$$V_{CM} = \frac{(V_{AINP} + V_{AINN})}{2}$$
$$V_{CAPP} = V_{CM} + GAIN \times (V_{AINP} - V_{CM})$$
$$V_{CAPN} = V_{CM} - GAIN \times (V_{CM} - V_{AINN})$$

#### Input Voltage Range

The ADC input range is programmable for bipolar ( $-V_{REF}$  to  $+V_{REF}$ ) or unipolar (0 to VREF) ranges. The U/B bit in the CTRL1 register configures the MAX11254 for unipolar or bipolar transfer functions.

#### **Data Rates**

Table 1 lists the available data rates for the MAX11254, RATE[3:0] setting of the conversion command (see the *Modes and Registers* section). The single-cycle mode has an overhead of 48 digital master clocks that is approximately 5.86µs for a typical digital master clock frequency of 8.192MHz. The single-cycle effective column contains the data rate values including the 48 clock startup delays. The 48 clocks are required to stabilize the modulator at startup. In continuous conversion mode, the output data rate is five times the single-cycle rate up to a maximum of 64ksps. During continuous conversions, the output sample data requires five 24-bit cycles to settle to a valid conversion from an input step, PGA gain changes, or a change of input channel through the multiplexer.

If self-calibration is used, 48 additional master clocks are required to process the data per conversion. Likewise, system calibration takes an additional 48 master clocks to complete.

If both self and system calibration are used, it takes an additional 80 master clocks to complete. If self and/or system calibration are used, the effective data rate will be reduced by these additional clock cycles per conversion.

#### **Noise Performance**

The MAX11254 provides exceptional noise performance. SNR is dependent on data rate, PGA gain, and power mode. Bandwidth is reduced at low data rates; both noise and SNR are improved proportionally. Tables 2 and 3 summarize the noise performance for both single-cycle



Figure 2. Simplified Equivalent Diagram of the PGA

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

	DATA RATE (sps)							
RATE[3:0]	CONTINUOUS	SINGLE CYCLE	CONVERSION ONLY	CONVERSION PLUS SELF- CALIBRATION*	CONVERSION PLUS SELF-CALIBRATION PLUS SYSTEM CALIBRATION*			
0000	1.9	50	50.01	49.99	49.98			
0001	3.9	62.5	62.51	62.48	62.47			
0010	7.8	100	99.98	99.92	99.88			
0011	15.6	125	124.95	124.86	124.80			
0100	31.2	200	199.80	199.57	199.41			
0101	62.5	250	249.66	249.29	249.05			
0110	125	400	398.98	398.05	397.44			
0111	250	500	498.34	496.89	495.93			
1000	500	800	796.11	792.41	789.97			
1001	1000	1000	991.86	986.13	982.35			
1010	2000	1600	1578.72	1564.26	1554.77			
1011	4000	2000	1974.16	1951.60	1936.84			
1100	8000	3200	3114.26	3058.48	3022.39			
1101	16000	4000	3895.78	3808.89	3753.08			
1110	32000	6400	6135.27	5922.49	5788.64			
1111	64000	12800	11776.90	11017.10	10562.79			

#### Table 1. Available Programmable Data Rates

\*The effective data rate is lower when the calibration is enabled due to additional MAC (multiply/accumulate) operations required after the conversion is complete to perform the calibration adjustment.



Figure 3. Analog Input Voltage Range Compared to PGA Output Range

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

		SINGLE-CYCLE CONVERSION MODE INPUT-REFERRED NOISE VOLTAGE (µV <sub>RMS</sub> ) vs. PGA GAIN SETTING														
DATA	1		2		4	4 8		3 16		32		64		128		
RATE (sps)	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN
50	0.81	0.58	0.38	0.27	0.18	0.13	0.10	0.07	0.09	0.07	0.08	0.06	0.08	0.06	0.08	0.06
62.5	0.88	0.63	0.48	0.34	0.21	0.15	0.12	0.09	0.09	0.07	0.08	0.06	0.08	0.05	0.08	0.05
100	1.18	0.84	0.61	0.44	0.30	0.21	0.17	0.12	0.12	0.08	0.09	0.07	0.09	0.07	0.10	0.07
125	1.24	0.89	0.59	0.42	0.31	0.22	0.18	0.13	0.12	0.08	0.10	0.07	0.10	0.07	0.10	0.07
200	1.38	0.99	0.68	0.49	0.35	0.25	0.21	0.15	0.15	0.10	0.12	0.08	0.11	0.08	0.11	0.08
250	1.38	0.99	0.72	0.52	0.39	0.28	0.23	0.16	0.16	0.11	0.13	0.09	0.12	0.09	0.12	0.09
400	1.63	1.16	0.85	0.61	0.45	0.32	0.27	0.19	0.19	0.14	0.16	0.12	0.15	0.11	0.16	0.11
500	1.79	1.28	0.93	0.66	0.48	0.34	0.29	0.21	0.21	0.15	0.18	0.13	0.17	0.12	0.18	0.13
800	2.12	1.51	1.10	0.79	0.61	0.43	0.36	0.26	0.27	0.20	0.24	0.17	0.23	0.16	0.23	0.16
1,000	2.38	1.70	1.25	0.89	0.69	0.49	0.41	0.29	0.31	0.22	0.27	0.19	0.26	0.18	0.26	0.19
1,600	3.21	2.29	1.67	1.19	0.89	0.64	0.56	0.40	0.41	0.29	0.36	0.26	0.35	0.25	0.35	0.25
2,000	3.76	2.69	1.95	1.39	1.04	0.74	0.65	0.47	0.48	0.34	0.43	0.30	0.41	0.29	0.42	0.30
3,200	4.41	3.15	2.28	1.63	1.25	0.89	0.78	0.55	0.58	0.41	0.51	0.36	0.49	0.35	0.49	0.35
4,000	5.18	3.70	2.68	1.91	1.48	1.06	0.91	0.65	0.69	0.49	0.60	0.43	0.58	0.41	0.59	0.42
6,400	7.34	5.24	3.83	2.73	2.08	1.48	1.29	0.92	0.98	0.70	0.86	0.61	0.81	0.58	0.83	0.59
12,800	10.84	7.74	5.59	3.99	3.01	2.15	1.85	1.32	1.37	0.98	1.23	0.88	1.17	0.83	1.16	0.83

## Table 2. Noise vs. PGA Mode and Gain (Single-Cycle Conversion)

*LP* = *Low Power, LN* = *Low Noise* 

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

		CONTINUOUS CONVERSION MODE INPUT-REFERRED NOISE VOLTAGE (µV <sub>RMS</sub> ) vs. PGA GAIN SETTING														
DATA	1		2		4		8		16		32		64		128	
RATE (sps)	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN	LP	LN
15.6	0.45	0.32	0.20	0.14	0.11	0.08	0.06	0.04	0.04	0.03	0.03	0.02	0.03	0.02	0.03	0.02
31.2	0.58	0.41	0.26	0.18	0.13	0.10	0.08	0.06	0.05	0.04	0.04	0.03	0.04	0.03	0.04	0.03
62.5	0.68	0.48	0.34	0.25	0.18	0.13	0.10	0.07	0.07	0.05	0.06	0.04	0.06	0.04	0.06	0.04
125	0.86	0.61	0.44	0.32	0.23	0.16	0.14	0.10	0.10	0.07	0.08	0.06	0.08	0.06	0.08	0.06
250	1.14	0.82	0.56	0.40	0.30	0.22	0.18	0.13	0.14	0.10	0.11	0.08	0.11	0.08	0.11	0.08
500	1.47	1.05	0.76	0.54	0.41	0.29	0.25	0.18	0.19	0.13	0.16	0.11	0.16	0.11	0.16	0.11
1000	1.99	1.42	1.03	0.73	0.56	0.40	0.35	0.25	0.26	0.19	0.23	0.16	0.21	0.15	0.22	0.16
2000	2.73	1.95	1.40	1.00	0.76	0.54	0.47	0.34	0.36	0.26	0.31	0.22	0.30	0.21	0.30	0.21
4000	3.68	2.63	1.86	1.33	1.03	0.73	0.64	0.45	0.49	0.35	0.42	0.30	0.40	0.28	0.41	0.29
8000	4.57	3.26	2.36	1.69	1.30	0.93	0.81	0.58	0.61	0.43	0.53	0.38	0.52	0.37	0.52	0.37
16000	5.22	3.73	2.66	1.90	1.48	1.06	0.93	0.67	0.68	0.49	0.61	0.44	0.58	0.41	0.60	0.43
32000	7.60	5.50	4.00	2.86	2.20	1.57	1.34	0.96	1.00	0.71	0.86	0.61	0.86	0.61	0.86	0.61
64000	13.6	9.79	6.1	4.36	3.25	2.32	1.93	1.38	1.38	0.98	1.20	0.86	1.22	0.87	1.16	0.83

#### Table 3. Noise vs. PGA Mode and Gain (Continuous Conversion)

LP = Low Power, LN = Low Noise

and continuous operation versus data rate, PGA gain, and power mode.

#### **Serial Interface**

The MAX11254 interface is fully compatible with SPI, QSPI<sup>™</sup>, and MICROWIRE®-standard serial interfaces. The SPI interface provides access to on-chip registers that are 8 bits to 24 bits wide. The interface consists of the standard SPI signals CSB, SCLK, DIN and DOUT. An additional RDYB output signals data availability.

#### CSB (Chip Select)

CSB is an active-low chip-select input to communicate with the MAX11254. CSB transitioning from low to high is used to reset the SPI interface. When CSB is low, data is clocked into the device from DIN on the rising edge of SCLK. Data is clocked out of DOUT on the falling edge of SCLK. When CSB is high, SCLK and DIN are ignored and DOUT is high impedance, allowing DOUT to be shared with other devices.

#### SCLK (Serial Clock)

The SCLK is used to synchronize data communication between the host device and the MAX11254.Data is shifted in on the rising edge of SCLK and data is shifted

QSPI is a trademark of Motorola, Inc. MICROWIRE is a registered trademark of National Semiconductor Corporation. out on the falling edge of SCLK. SCLK remains low when not active.

#### **DIN (Serial Data Input)**

Data present on DIN is clocked into internal registers on the rising edge of SCLK.

#### **DOUT (Serial Data Output)**

The DOUT pin is actively driven when CSB is low and high impedance when CSB is high. Data is shifted out on DOUT on the falling edge of SCLK.

#### **RDYB (Data Ready)**

RDYB indicates the ADC conversion status and the availability of the conversion result. When RDYB is low, a conversion result is available. When RDYB is high, a conversion is in progress and the data for the current conversion is not available. RDYB is driven high after a complete read of the data register. RDYB resets to high four master clock cycles prior to the next DATA register update.

If data was read, then RDYB transitions from high to low at the output data rate. If the previous data was not read, then the RDYB transitions from low to high for four master clock cycles and then transitions from high to low.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

In continuous mode, RDYB remains high for the first four conversion results and on the 5th result, RDYB goes low.

For sequencer mode 2 and sequencer mode 3, the RDYB behavior for a multichannel conversion can be controlled by the SEQ:RDYBEN bit. The default value of SEQ:RDYBEN is '0'. When set to '0', RDYB behaves the same for multichannel conversion and single channel operation. The RDYB toggles high to low after each channel is ready to update its corresponding data register. After the channel data is read, the RDYB will reset back to '1'. If the channel data is not read and the next channel is ready to update its data, the RDYB will toggle low to high four cycles before the data update (similar to a single channel operation), and then toggle high to low indicating the new channel's conversion data is available. If 'N' channels are enabled, RDYB will toggle high to low 'N' times. If SEQ:RDYBEN is set to '1', the RDYB event for each channel is suppressed. The RDYB toggles high to low when the last channel is ready to update its corresponding data register and a single high to low transition happens.

The STAT:SRDY[5:0] bits get set to '1' when their corresponding channel finishes converting, irrespective of the RDYBEN setting for sequencer modes 2 and 3. The conversion status is available by reading the STAT:MSTAT bit. This stays high as long as the modulator is converting.

See Figure 4 for timing of RDYB.

#### **SPI Incomplete Write Command Termination**

In case of register writes, the register values get updated every 8th clock cycle with a byte of data starting from the MSB. A minimum of 16 SCLKs are needed to write the first byte of data in a multibyte register or for an 8-bit register. For example, a 24-bit register write requires 8 SCLKs for register access byte and 24 SCLKs (data bits to be written). If only 15 SCLKs were issued out of the 32 expected, the register value will not be updated. At least 16 SCLKs are required to update the MSB byte. For example, when the user issues a write command for a 24-bit register write and terminates after 16 SCLKs, only the MSB byte, bits 23 to 16 of the register are updated. Bits 15 to 0 retain the old value of the register.

#### **SPI Incomplete Read Command Termination**

The SPI interface stays in read mode for as long as CSB stays low independent of the number of SCLKs issued. The CSB pin must be toggled high to remove the device from the bus and reset the internal SPI controller. Any activity on the DIN pin is ignored while in the register read mode. The read operation is terminated if the CSB pin is toggled high before the maximum number of SCLKs is issued.

When reading from DATA registers, the behavior of RDYB will depend on how many bits are read. If at least 23 bits are read, the read operation is complete and RDYB resets to high. If the user reads less than 23 bits, internally the logic considers the read incomplete, and RDYB stays low. The user can initiate a new read within the same conversion cycle; however, the new 24-bit read must complete before the next DATA register update.

#### **SPI Timing Characteristics**

The SPI timing diagrams illustrating command byte and register access operations are shown in Figure 5 to Figure 8. The MAX11254 timing allows for the input data to be changed by the user at both rising and falling edges of SCLK. The data read out by the device on SCLK falling edges can be sampled by the user on subsequent rising or falling edges.



Figure 4. Timing of RDYB in All Conversion Configurations: Single-Cycle, Single-Cycle Continuous and Continuous. In sequencer mode 1 and in sequencer modes 2 and 3, with SEQ:RDYBEN='0' N = 1. In sequencer modes 2 and 3 with SEQ:RDYBEN='1' N = number of active channels.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface



Figure 5. SPI Command Byte Timing Diagram



Figure 6. SPI Register Write Timing Diagram

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface



Figure 7. SPI Register Read Timing Diagram. For read patterns, the user may latch the MAX11254 output data on either rising edges (9–16) running at minimum latency or falling edges 9–16 running at increased latency.



Figure 8. SPI DATA Readout Timing Diagram

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **Modes and Registers**

The MAX11254 interface operates in two fundamental modes, either to issue a conversion command or to access registers. The mode of operation is selected by a command byte. Every SPI transaction to the MAX11254 starts with a command byte. The command byte begins with the MSB (B7) set to '1'. The next bit (B6) determines whether a conversion command is sent or register read/ write access is requested.

During a register read/write access, hold CSB low for the entire read or write operation and pull CSB high at the end of the command. For example, if the command is to read a 24-bit data register, hold CSB low for 32 SCLK cycles (8 cycles for the command byte plus 24 cycles for the data). CSB transitions must not occur near the rising edge of SCLK and must conform to the setup and hold timing detailed in the timing section. See *SPI Timing Requirements* table.

#### **Command Byte**

The conversion command sets the mode of operation (conversion, calibration, or power-down) as well as the conversion speed of the MAX11254. The register read/ write command specifies the register address as well as the direction of the access (read or write).

#### **Channel Sequencing**

#### **Changing SEQUENCER Modes**

# Mode Exit (See Table 8. Register Map for Register Definitions)

To exit any of the three sequencer modes at any time program the following sequence:

- Issue a power-down command to exit the conversion process to STANDBY or SLEEP, as defined in CTRL1:PD[1:0]:
- a. Write a conversion command byte (see Table 4. Command Byte Definition) and set MODE[1:0] of the command byte to '01'
- 2) Wait for STAT:PDSTAT[1:0] = '01' (SLEEP) or STAT:PDSTAT[1:0] = '10' (STANDBY).

**Note:** For all sequencer modes, the default exit state upon completion of all conversions is SLEEP. In sequencer mode 1, however, continuous conversion operation (CTRL1:SCYCLE='0') and continuous single-cycle conversion operation (CTRL1:SCYCLE='1' and CTRL1:CONTSC='1') are running continuously and must be terminated with the Mode Exit sequence.

#### Table 4. Command Byte Definition

	B7 (MSB)	B6	B5	B4	B3	B2	B1	B0
Conversion Command	1	0	MODE1	MODE0	RATE3	RATE2	RATE1	RATE0
Register Read/Write	1	1	RS4	RS3	RS2	RS1	RS0	R/W

#### Table 5. Command Byte Decoding

BIT NAME	DESCRIPTION									
	The MODE bits are used to set the functional operation of the MAX11254 according to the following decoding.									
	MODE1	MODE0	DESCRIPTION							
	0	0	Unused							
MODE[1:0]	0	1	Power-down performed based on the CTRL1:PD[1:0] setting							
	1	0	Calibration performed based on the CTRL1:CAL[1:0] setting							
	1	1	Sequencer mode. The operation is based on the configuration of the SEQ register							
RATE[3:0]	These bits	These bits determine the conversion speed of the MAX11254. The decoding is shown in Table 1.								
RS[4:0]	Register address as shown in Table 8.									
R/W	The $R/\overline{W}$ bit enables either a read or a write access to the address specified in RS[4:0]. If $R/\overline{W}$ is set to '0', then data is written to the register. If the $R/\overline{W}$ bit is set to '1', then data is read from the register.									

#### Mode Change

To change sequencer modes or to update the SEQ register, program the following sequence:

- 1) Perform Sequencer Mode Exit (see the *Mode Exit* section).
- 2) Set up the following registers: SEQ, CTRL1.
  - a. Set SEQ:MODE[1:0] to select the new sequencer mode
  - b. Set CTRL1:PD[1:0] to STANDBY or SLEEP state to set the desired exit state if a conversion command with MODE[1:0] set to '01' is issued during the conversion.
- 3) Write the command byte (see Table 4).
  - a. Set MODE[1:0] of the command byte to '11' (sequencer mode)
- Wait for STAT:PDSTAT[1:0] = '00' to confirm conversion mode.

## SEQUENCER MODE 1—Single-Channel Conversion with GPO Control and MUX Delays

This mode is used for single-channel conversions where the sequencer is disabled. Figure 9 illustrates the timing. To support high-impedance source networks, the conversion delay (SEQ:MDREN) feature must be enabled. The states of the GPO and GPIO pins are configured using the GPO\_DIR and GPIO\_CTRL registers and can be modified anytime during mode 1 operation. The values of the CHMAP0/CHMAP1 registers and DELAY:GPO[7:0] bits are ignored in this mode.

#### **Programming Sequence**

#### **Mode Entry**

- 1) Set up the following registers: SEQ, DELAY, CTRL1, GPO\_DIR, GPIO\_CTRL.
  - a. SEQ:MODE[1:0] = '00' for sequencer mode 1
  - b. SEQ:MUX[2:0] to select the channel for conversion
  - c. Enable SEQ:MDREN to delay conversion start to allow for input settling. Set DELAY:MUX[7:0] to the desired conversion delay
  - d. Set CTRL1:SCYCLE for either single cycle (no latency) or continuous conversion
  - e. If single-cycle conversion is selected, set CTRL1:CONTSC to '1' if continuous single-cycle conversion is desired
  - f. Set CTRL1:PD[1:0] to STANDBY or SLEEP state to set the desired exit state if a conversion command with MODE[1:0] set to '01' is issued during the conversion

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

- g. Set register GPO\_DIR and, if desired, GPIO\_CTRL to enable or disable the desired GPO and GPIO pins
- 2) Write a conversion command (see Table 4, Command Byte Definition).
  - a. Set data rate using bits RATE[3:0] of the command byte
  - b. Set MODE[1:0] of the command byte to '11' for sequencer mode
- 3) Monitor RDYB for availability of conversion results in the DATA register (See Figure 4 for RDYB timing).

#### Mode Exit

- 1) In single-cycle conversion mode (CTRL1:SCYCLE ='1') the sequencer exits into SLEEP state.
- 2) In continuous conversion mode (CTRL1: SCYCLE='0' or (CTRL:SCYCLE='1' and CTRL1:CONTSC ='1')), conversions continue nonstop until the mode is exited. To interrupt and exit continuous conversion or continuous single-cycle conversion follow the *Changing SEQUENCER Modes—Mode Exit* section to put the part into STANDBY or SLEEP state based on CTRL1:PD[1:0] set in step 1(f) of *Mode Entry* section.

#### Changing Input Channel During Continuous Single-Cycle Conversion in Mode 1

- 1) Issue a conversion command with MODE[1:0] set to '01' to exit the conversion process to STANDBY or SLEEP state (see the *Changing SEQUENCER Modes—Mode Exit* section).
- 2) Monitor STAT:PDSTAT = '10' or '01' to confirm exit to STANDBY or SLEEP state.
- Set SEQ:MUX[2:0] to select the new channel for conversion
- 4) Write a conversion command (see Table 4) and set MODE[1:0] of command byte to '11'

## SEQUENCER MODE 2 – Multichannel Scan with GPO Control and MUX Delays

This mode is used to sequentially convert a programmed set of channels in a preset order. Figure 10 illustrates the timing.

The states of the GPO and GPIO pins are configured using the GPO\_DIR and GPIO\_CTRL registers and can be modified anytime during mode 2 operation. In mode 2, register bits CHMAP0:CHn\_ORD[2:0], CHMAP1:CHn\_ ORD[2:0], CHMAP0:CHn\_EN, and CHMAP1:CHn\_EN are used to select channels and conversion order. Bits DELAY:GPO[7:0], CHMAP0:CHn\_GPO[2:0], CHMAP0:CHn\_GPOEN, CHMAP1:CHn\_GPO[2:0], and CHMAP1:CHn\_GPOEN are ignored in this mode. The bit CTRL1:CONTSC is ignored and bit CTRL1:SCYCLE = '0' is invalid in this mode.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface



Figure 9. Sequencer Mode 1 Timing Diagram



Figure 10. Sequencer Mode 2 Timing Diagram

#### **Programming Sequence**

#### **Mode Entry**

- 1) Set up the following registers: SEQ, CHMAP0, CHMAP1, DELAY, GPO\_DIR, GPIO\_CTRL, CTRL1
  - a. SEQ:MODE[1:0] = '01' for sequencer mode 2
  - b. If desired set SEQ:RDYBEN to '1' to signal data ready only when all channel conversions are completed
  - c. Enable SEQ:MDREN to delay conversion start to allow for input settling. Set DELAY:MUX[7:0] to the desired conversion delay
  - d. Set CHMAP0 and CHMAP1 to select the channels and channel order for conversion
  - e. Set CTRL1:PD[1:0] to STANDBY or SLEEP state to set the desired exit state if a conversion command with MODE[1:0] set to '01' is issued during the conversion
  - f. Set register GPO\_DIR and GPIO\_CTRL to enable or disable the desired GPO and GPIO pins
  - g. Set CTRL1:SCYCLE = '1' for single-cycle conversion mode
- 2) Write a conversion command (see Table 4).
  - a. Set data rate using bits RATE[3:0] of the command byte

b. Set MODE[1:0] of the command byte to '11'

 Monitor RDYB (if SEQ:RDYBEN='0') and bits STAT:SRDY[5:0] for availability of per channel conversion results in DATA[x] registers.

#### Mode Exit

- 1) This mode exits to SLEEP state upon completion of sequencing all channels
- 2) To interrupt current sequencing perform mode exit, see the Changing SEQUENCER Modes—Mode Exit section. This device is put in STANDBY or SLEEP state based on CTRL1:PD[1:0] set in step 1(e) of Mode Entry section.

# SEQUENCER MODE 3 – Scan, With Sequenced GPO Controls

This mode is used to sequentially convert a programmed set of channels in a preset order and sequence the GPO/GPIO pins concurrently. The GPO/GPIO pins are used to bias external circuitry such as bridge sensors; the common reference (GPOGND) is typically ground. After all channel conversions have completed, the MAX11254 automatically powers down into SLEEP mode. Figure 11 illustrates the Sequencer Mode 3 timing diagram for a three-channel scan. As long as CTRL3:GPO\_ MODE is set to '1', registers GPO\_DIR and GPIO\_CTRL are ignored in this mode, as the GPO/GPIO pins are controlled by the sequencer.

If CTRL3:GPO\_MODE is set to '0', the GPO/GPIO pins are directly controlled by the GPO\_DIR and GPIO\_CTRL registers and are not controlled by the sequencer.

#### **Programming Sequence**

#### **Mode Entry**

- 1) Set up the following registers: SEQ, CHMAP0, CHMAP1, DELAY, CTRL1, CTRL3
  - a. SEQ:MODE[1:0]='10' for sequencer mode 3
  - If desired, set SEQ:RDYBEN to '1' to signal data ready only when all channel conversions are completed
  - c. Enable SEQ:MDREN if conversion start is to be delayed to allow for input settling. Set DELAY:MUX[7:0] to the desired conversion delay
  - d. Set CTRL3:GPO\_MODE to '1' to enable GPO/ GPIO sequencing
  - e. Set CHMAP0 and CHMAP1 to enable the channels for conversion and to set the channel conversion order. Map the corresponding GPO/GPIO pins to a channel.
  - f. Enable SEQ:GPODREN to add a delay before the multiplexer selects this channel for conversion. Set DELAY:GPO to a delay value sufficient for the bias to settle.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

- g. Set CTRL1:PD[1:0] to STANDBY or SLEEP state to set the desired exit state if a conversion command with MODE[1:0] set to '01' is issued during the conversion
- h. Set CTRL1:SCYCLE = '1' for single conversion mode
- 2) Write the conversion command (see Table 4)
  - a. Set the data rate using bits RATE[3:0] of the command byte
  - b. Set MODE[1:0] of command byte to '11'
- Monitor RDYB (if SEQ:RDYBEN = '0') and bits STAT:SRDY[5:0] for availability of per channel conversion results in DATA[x] registers.

#### Mode Exit

- 1) This mode exits to SLEEP state upon completion of sequencing all channels and GPO/GPIO pins.
- 2) To interrupt the current sequencing, perform mode exit. See the *Changing SEQUENCER Modes—Mode Exit* section. This puts the part in STANDBY or SLEEP state based on CTRL1:PD[1:0] set in step 1(g) of Mode Entry.

The bit CTRL1:CONTSC is ignored and bit CTRL1:SCYCLE = '0' is invalid in this mode.



Figure 11. Sequencer Mode 3 Timing Diagram for a Three-Channel Scan

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## Operating Examples—From Full Power-Down to Mode 3

In this example, channels 0, 1, and 2 are configured for conversion in mode 3. Channel 0 is configured last in the scan order and the GPIO0 is mapped to this channel. Channel 1 is configured first in the scan order and GPO1 is mapped to this channel. Channel 2 is configured second in the scan order and GPO0 is mapped to this channel. Channels 0, 1, and 2 are enabled for scan and GPO/ GPIO switching is also enabled. The RDYBEN is not set which generates a RDYB transition after each channel is converted. The PGA is configured for a gain of 128 and the data rate is 6,400sps in single-cycle mode. The MUX delays are enabled for all used channels and the GPO/ GPIO delays are disabled. Reference *SPI Command Sequence* section.

#### **Error Checking Sequencer Mode 3**

The MAX11254 perform checks on registers CHMAP0 and CHMAP1. Error flags are set when invalid values are set:

STAT: GPOERR is set when more than one input channel is mapped to the same GPO/GPIO pin.

STAT:ORDERR is set when CHn\_ORD is set as '000' or '111' and channel n is enabled using CHMAPx:CHn\_EN.

#### **Supplies and Power-On Sequence**

The MAX11254 requires two power supplies, AVDD and DVDD. These power supplies can be sequenced in any order. The analog supply (AVDD) powers the analog inputs and the modulator. The DVDD supply powers the SPI interface. The low-voltage core logic can either be powered by the integrated LDO (default) or via DVDD. Figure 12 shows the two possible schemes. CAPREG denotes the internally generated supply voltage. If the LDO is used, the DVDD operating voltage range is from 2.0V to 3.6V. If the core logic is directly powered by DVDD (DVDD and CAPREG connected togeter), the DVDD operating voltage range is from 1.7V to 2.0V.



Figure 12. MAX11254 Digital Power Architecture

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

SPI Transactions	Description
CSB=0; SPI=0xD012; CSB=1;	Write to SEQ register Set MUX to 0b000, MODE to 0b10, GPODREN to 0b0, MDREN to 0b1, RDYBEN to 0b0
CSB=0; SPI=0xCAF000; CSB=1;	Write to DELAY register Set MUX[7:0] to 0xF0, GPO[7:0] to 0x00
CSB=0; SPI=0xC65C; CSB=1;	Write to CTRL3 register Set GPO_MODE to Ob1, all others to the default value;
CSB=0; SPI=0xCE0B274F; CSB=1	Write to CHMAP0 register CH2=0x0B: CH2_GPO=0b00, CH2_ORD=0b010, CH2_EN=0b1, CH2_GPOEN=0b1 CH1=0x27: CH1_GPO=0b01, CH1_ORD=0b001, CH1_EN=0b1, CH1_GPOEN=0b1 CH0=0x4F: CH0_GPO=0b10, CH0_ORD=0b011, CH0_EN=0b1, CH0_GPOEN=0b1
CSB=0; SPI=0xC43F; CSB=1;	Write to CTRL2 register set PGA gain to 0b111, LDOEN=0b1, LPMODE=0b1, PGAEN=0b1;
CSB=0; SPI=0xBE; CSB=1; Wait	Convert using sequencer mode, data rate selected is 6,400 sps; RDYB negative edge transition from '1' to '0' indicates conversion completed and DATA register ready for read
CSB=0; SPI=0xD3000000; CSB=1; Wait	Read register DATA1; RDYB negative edge transition from '1' to '0' indicates conversion completed and DATA register ready for read
CSB=0; SPI=0xD5000000; CSB=1; Wait	Read register DATA2 RDYB negative edge transition from '1' to '0' indicates conversion completed and DATA register ready for read
CSB=0; SPI=0xD1000000; CSB=1; STOP	Read register DATAO; Mode activity is completed. The MAX11254 powers down into SLEEP state waiting for the next command

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### Power-On Reset and Undervoltage Lockout

A global power-on reset (POR) is triggered until AVDD, DVDD, and CAPREG cross a minimum threshold voltage (V<sub>LH</sub>), as shown in Figure 13.

To prevent ambiguous power-supply conditions from causing erratic behavior, voltage detectors monitor AVDD, DVDD, and CAPREG and hold the MAX11254 in reset when supplies fall below  $V_{HI}$  (see Figure 13). The analog undervoltage lockout (AVDD UVLO) prevents the ADC from converting when AVDD falls below  $V_{HI}$ . The CAPREG UVLO resets and prevents the low-voltage digital logic from operating at voltages below V<sub>HI</sub>. DVDD UVLO thresholds supersede CAPREG thresholds when CAPREG is externally driven. Figure 14 shows a flow diagram of the POR sequence. Glitches on supplies AVDD, DVDD, and CAPREG for durations shorter than TP are suppressed without triggering POR or UVLO. For glitch durations longer than TP, POR is triggered within TDEL seconds. See the Electrical Characteristics table for values of V<sub>LH</sub>, V<sub>HL</sub>, T<sub>P</sub>, and T<sub>DEL</sub>.

#### **Power-On Reset Timing**

Power-on reset is triggered during power-up and undervoltage conditions as described above. Completion of the POR process is monitored by polling STAT:PDSTAT[1:0] = '10' for STANDBY state (see Figure 15).

#### Reset

#### Hardware Reset Using RSTB

The MAX11254 features an active-low RSTB pin to perform a hardware reset. Pulling the RSTB pin low stops any conversion in progress, reconfigures the internal registers to the power-on reset state and resets all digital filter states to zero. After the reset cycle is completed, the MAX11254 remains in STANDBY state and awaits further commands.

#### **Software Reset**

The host can issue a software reset to restore the default state of the MAX11254. A software reset sets the interface registers back into their default states and resets the internal state machines. However, a software reset does not emulate the complete POR or hardware reset sequence.

Two SPI transactions are required to issue a software reset: First set CTRL1:PD[1:0] to '11' (RESET). Then issue a conversion command with MODE[1:0] set to '01'.

To confirm the completion of the reset operation, STAT:PDSTAT and STAT:INRESET must be monitored.

Figure 16 shows the state transition for the RESET command and the relative timing of STAT register update. During reset, INRESET = '1' and PDSTAT= '11'. The SPI interface cannot be written until MAX11254 enters STANDBY state where PDSTAT = '10'. To confirm completion of the RESET command, monitor for INRESET = '0' and PDSTAT = '10'.0 Table 6 summarizes the maximum delay for reset operation.



Figure 13. Undervoltage Lockout Characteristic Voltage Levels and Timing

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### Table 6. Maximum Delay Time for Mode Transitions

COMMAND ISSUED*	MAX11254 STATE BEFORE COMMAND	COMMAND INTERPRETATION	MAXIMUM DELAY TIME TO NEXT STATE <sup>†</sup>	MAX11254 STATE AFTER COMMAND
SLEEP	RESET	Command ignored	0	RESET
	SLEEP	Command ignored	0	SLEEP
	STANDBY	MAX11254 powers down into SLEEP mode	20ms	SLEEP
	STANDBY (fast)	Issue a conversion command and then monitor STAT:PDSTAT[1:0] for change of mode; then send conversion command with MODE[1:0] set to '01'	15µs	SLEEP
	Calibration	Calibration stops, MAX11254 powers down into SLEEP mode	3µs	SLEEP
	Conversion	Conversion stops, MAX11254 powers down into SLEEP mode	3µs	SLEEP
CONVERT	SLEEP	Mode change from SLEEP to conversion SAT: PDSTAT changes to '00'	T <sub>PUPSLP</sub> + 3μs	Conversion
	STANDBY	STANDBY to conversion	T <sub>PUPSBY</sub> + 3µs	Conversion
	RESET	Command ignored	0	RESET
	SLEEP	MAX11254 changes to STANDBY	20ms	STANDBY
STANDBY	SLEEP (fast)	Issue a conversion command and then monitor STAT:PDSTAT[1:0] for change of mode; then send conversion command with MODE[1:0] set to '01'	85µs	STANDBY
	STANDBY	Command ignored	0	STANDBY
	Calibration	Calibration stops	3µs	STANDBY
	Conversion	Conversion stops	3µs	STANDBY
	RESET	Command ignored	0	RESET
	SLEEP	Command ignored	0	SLEEP
RESET	STANDBY	Register values reset to default	28ms	STANDBY
	Calibration	Calibration stops, register values reset to default	6µs	STANDBY
	Conversion	Conversion stops, register values reset to default	6µs	STANDBY
POR	OFF	From complete power-down to STANDBY mode	10ms	STANDBY
RSTB	Any	From any state to STANDBY mode	10ms	STANDBY

\*The commands are defined as follows:

SLEEP: Set CTRL1:PD[1:0] to '01'; issue a conversion command with MODE[1:0] set to '01'

STANDBY: Set CTRL1:PD[1:0] to '10'; issue a conversion command with MODE[1:0] set to '01'

RESET: Set CTRL1:PD[1:0] to '11'; issue a conversion command with MODE[1:0] set to '01'

CONVERT: Any conversion command with MODE[1:0] set to '11'

POR: Power-on reset during initial power-up or UVLO

RSTB: Hardware reset with RSTB pin

<sup>†</sup>See the <u>Electrical Characteristics</u> for T<sub>PUPSLP</sub> and T<sub>PUPSBY</sub>

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface



Figure 14. MAX11254 UVLO and POR Flow Diagram



Figure 15. Power-On Reset and PDSTAT Timing

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **Power-Down States**

To reduce overall power consumption, the MAX11254 features two power-down states: STANDBY and SLEEP. In SLEEP mode all circuitry is powered down, and the supply currents are reduced to leakage currents. In STANDBY mode the internal LDO and a low-frequency oscillator are powered up to enable fast start-up. After POR or a hardware reset the MAX11254 is in STANDBY mode until a command is issued.

#### **Changing Power-Down States**

Mode transition times are dependent on the current mode of operation. STAT:PDSTAT is updated at the end of all mode changes and is a confirmation of a completed transaction. The MAX11254 does not use a command FIFO or queue. The user must confirm the completed transaction by polling STAT:PDSTAT after the expected delay, as described in Table 6. Once the transition is complete, it is safe to send the next command.

Verify that STAT:PDSTAT indicates the desired state before issuing a conversion command.

Writes to any CTRL register during a conversion aborts the conversion and returns the MAX11254 to STANDBY state.

#### SLEEP STATE TO STANDBY STATE (FAST)

- 1) Set CTRL1:PD[1:0] = '10' for STANDBY state.
- 2) Set SEQ:MODE[1:0] = '00' for sequencer mode 1
- 3) Issue a conversion command with MODE[1:0] set to '11'.
- 4) Monitor STAT:PDSTAT[1:0] = '00' for active state.
- 5) Write the conversion command with MODE[1:0] set to '01'.
- 6) Monitor STAT:PDSTAT = '10' for completion.

#### STANDBY STATE TO SLEEP STATE (FAST)

- 1) Set CTRL1:PD[1:0] = '01' for STANDBY state.
- 2) Set SEQ:MODE[1:0] = '00' for sequencer mode 1
- 3) Issue a conversion command with MODE[1:0] set to '11'.
- 4) Monitor STAT:PDSTAT[1:0] = '00' for active state.
- 5) Write the conversion command with MODE[1:0] set to '01'.
- 6) Monitor STAT:PDSTAT = '01' for completion.

#### Calibration

Two types of calibration are available: self calibration and system calibration. Self calibration is used to reduce the MAX11254's gain and offset errors during changing operating conditions such as supply voltages, ambient temperature, and time. System calibration is used to reduce the gain and offset error of the entire signal path. This enables calibration of board level components and the integrated PGA. System calibration requires the MAX11254's inputs to be reconfigured for zero scale and full scale during calibration. The GPO/GPIO pins can be used for this purpose. See Figure 17 for details of the calibration signal flow.

The calibration coefficients are stored in the registers SCOC, SCGC, SOC and SGC. Data written to these registers is stored within the SPI domain and copied to internal registers before a conversion starts to process the raw data (see Figure 17). An internal or system calibration only updates the internal register values and does not alter the contents stored in the SPI domain. The bit CTRL3:CALREGSEL decides whether the internal contents or the contents stored in the SPI domain are read back during a read access of these registers.



Figure 16. STAT: INRESET and STAT: PDSTAT Timing

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface



Figure 17. Calibration Flow Diagram

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

Bits NOSCO, NOSCG, NOSYSO, NOSYSG enable or disable the use of the individual calibration coefficients during data processing. See Figure 17, *Calibration Flow Diagram*.

#### Self-Calibration

The self-calibration is an internal operation and does not disturb the analog inputs. The self-calibration command can only be issued in sequencer mode 1 (SEQ:MODE[1:0] = '00'). Self-calibration is accomplished in two independent phases, offset and gain. The first phase disconnects the inputs to the modulator and shorts them together internally to develop a zero-scale signal. A conversion is then completed and the results are post-processed to generate an offset coefficient which cancels all internally generated offsets. The second phase connects the inputs to the reference to develop a full-scale signal. A conversion is then completed and the results are post-processed to generate a full-scale coefficient, which scales the converters full-scale analog range to the full-scale digital range.

The entire self-calibration sequence requires two independent conversions, one for offset and one for full scale. The conversion rate is 50sps in the single-cycle mode. This rate provides the lowest noise and most accurate calibrations.

The self-calibration operation excludes the PGA. A system level calibration is available in order to calibrate the PGA signal path.

A self-calibration is started as follows: Set CTRL1:CAL[1:0] to '00' (self-calibration). Then issue a conversion command with the MODE[1:0] bits set to '10' (calibration). A self-calibration requires 200ms to complete.

#### System Calibration

This mode is used when calibration of board level components and the integrated PGA is required. The system calibration command is only available in sequencer mode 1. A system calibration requires the input to be configured to the proper level for calibration. The offset and full-scale system calibrations are, therefore, performed using separate commands. The channel selected in the SEQ:MUX bits is used for system calibrations.

To perform a system offset calibration, the inputs must be configured for zero scale. The inputs do not necessarily need to be shorted to 0V as any voltage within the range of the calibration registers can be nulled in this calibration.

A system offset calibration is started as follows: Set CTRL1:CAL[1:0] to '01' (system offset calibration). Then issue a conversion command with the MODE[1:0] bits set

to '10' (calibration). The system offset calibration requires 100ms to complete.

To perform a system full-scale calibration, the inputs must be configured for full scale. The input full-scale value does not necessarily need to be equal to  $V_{REF}$  since the input voltage range of the calibration registers can scale up or down appropriately within the range of the calibration registers.

A system full-scale calibration is started as follows: Set CTRL1:CAL[1:0] to '10' (system full-scale calibration). Then issue a conversion command with the MODE[1:0] bits set to '10' (calibration). The system full-scale calibration requires 100ms to complete.

The GPO/GPIO pins can be used during a system calibration.

All four calibration registers (SOC, SGC, SCOC, and SCGC) can be written by the host to store special calibration values. The new values will be copied to the internal registers at the beginning of a new conversion.

#### **GPIOs**

The MAX11254 provides two general-purpose input/output ports that are programmable through the GPIO\_CTRL register. Enable the GPIO pins by setting bits GPIO1\_EN and GPIO0\_EN, respectively. Set the DIR bits to select the pins to be configured as inputs or outputs. All pins are inputs by default. When programmed as output, set the DIO bits to set the pin state to '0' or '1'.

# Conversion Synchronization Using SYNC Pin and External Clock

The SYNC pin—in conjunction with an external clock can be used to synchronize the data conversions to external events. Set GPIO\_CTRL:GPIO1\_EN to '0' and GPI\_CTRL:GPIO0\_EN to '0' to configure the GPIO1/ SYNC and GPIO0/CLK pins. Configure sync mode by setting CTRL3:SYNC\_MODE to '1' and external clock mode by setting CTRL2:EXTCLK to '1'.

The synchronization mode is used to detect if the current conversions are synchronized to a continuous pulse signal with a period greater than the data rate. Ideally, the frequency of the synchronization signal is an integer multiple of the conversion rate. The synchronization mode records the number of device master clock cycles between a RDYB assertion and the rising edge of the next SYNC pulse. At the following SYNC pulse, the number of master clock cycles between a RDYB assertion and the rising edge of the SYNC pulse is evaluated again and compared to the recorded value. If the new number of master clock cycles differs by more than one from the recorded

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

value, the conversion in progress is stopped, the digital filter contents are reset, and a new conversion starts. As the digital filter is reset, the full digital filter latency is required before valid results are available. If the new master clock count is within the  $\pm 1$  count limit, the conversions continue uninterrupted.

Figure 18 shows the timing relationship between the MAX11254 master clock and the SYNC signal. Due to startup delays, any SYNC pulses before the first RDYB assertion (low-going edge) are ignored. The first rising edge on the SYNC pin after a RDYB assertion establishes the relationship between the SYNC signal and the conversion timing.

#### **Components of the ADC**

#### Modulator

#### MODULATOR DIGITAL OVERRANGE

The output of the SINC filter is monitored for overflow. When SINC filter overflow is detected, the STAT:DOR bit is set to '1' and a default value is loaded into the DATA register depending on the polarity of the overload. A positive overrange causes 0x7FFFFF to be written to the DATA register. A negative overrange causes 0x800000 to be written to the DATA register. See Table 7.

#### MODULATOR ANALOG OVERRANGE

The modulator analog overrange is used to signal the user that the input analog voltage has exceeded preset limits defined by the modulator operating range. These limits

#### Table 7. Analog Overrange Behavior for Different Operating Conditions and Modes

	STAT RE		
INPUT VOLTAGE	AOR	DOR	DATA
-V <sub>REF</sub> < V <sub>IN</sub> < V <sub>REF</sub>	0	0	RESULT
V <sub>REF</sub> < V <sub>IN</sub> < V <sub>OVRRNG</sub>	1	0	RESULT
-V <sub>OVRRNG</sub> < V <sub>IN</sub> < -V <sub>REF</sub>	1	0	RESULT
V <sub>IN</sub> > V <sub>OVRRNG</sub>	1	1	0x7FFFFF
V <sub>IN</sub> < -V <sub>OVRRNG</sub>	1	1	0x800000

The DATA values shown are for bipolar ranges with two's complement number format.  $V_{OVRRNG}$  is the overrange voltage value typically > 120% of  $V_{REF}$ .



Figure 18. Timing Relationship between SYNC Signal, External Clock and RDYB

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface



Figure 19. Digital Filter Frequency Response for 64ksps Continuous Data Rate and 12.8ksps Single-Cycle Data Rate

are approximately 120% of the applied reference voltage. When analog overrange is detected the STAT:AOR bit is set to '1' after DATA is updated. The AOR bit will always correspond to the current value in the DATA register. See Table 7.

#### **SINC Filter**

The digital filter is a mode-configurable digital filter and decimator that processes the data stream from the fourth order delta-sigma modulator and implements a fifth order SINC function with an averaging function to produce a 24-bit wide data stream.

The SINC filter allows the MAX11254 to achieve very high SNR. The bandwidth of the fifth order SINC filter is approximately twenty percent of the data rate. See Figures 19 and 20 for the filter response of 64ksps and 4ksps, respectively. See Figure 21 for the bandwidth of the individual signal stages.

#### **Applications Information**

# Connecting an External 1.8V Supply to DVDD for Digital I/O and Digital Core

The voltage range of the DVDD I/O supply is specified from 2.0V to 3.6V if the internal LDO is used to power the digital core. If a lower I/O supply voltage is desired, the internal LDO can be disabled, and DVDD and CAPREG can be connected together as shown in Figure 22. In this mode of operation, DVDD can vary from 1.7V to 2.0V. The internal LDO must be disabled by setting CTRL2:LDOEN to '0'.



Figure 20. Digital Filter Frequency Response for 4ksps Single-Cycle Data Rate

#### **Split Supplies**

The MAX11254 supports unipolar and split analog power supplies for input range flexibility. Using a split analog supply enables sampling below ground reference. The true bipolar input range is up to  $\pm 1.8V$ . See Figure 3 for analog input voltage range for both unipolar and split supplies.

#### **Sensor Fault Detection**

The MAX11254 includes a 1 $\mu$ A current source and a 1 $\mu$ A current sink. The source pulls current from AVDD to AIN\_P and sink from AIN\_N to AVSS. The currents are enabled by register bit CTRL3:CSSEN. These currents are used to detect damaged sensors in either open or shorted state. The current sources and sinks are functional over the normal input operating voltage range, as specified.

These currents are used to test sensors for functional operation before taking measurements on that input channel. With the source and sink enabled, the currents flow into the external sensor circuit and measurement of the input voltage is used to diagnose sensor faults. A full-scale reading could indicate a sensor is open circuit or overloaded or that the ADC's reference is absent. If a zero-scale is read back, this may indicate the sensor is short-circuited.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface



Figure 21. Signal Path Block Diagram Including Bandwidth of Each Stage



Figure 22. Application Diagram for 1.8V DVDD
# 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **Register Map**

Legend:

CNV IN PROGRESS column - behavior during conversion:

CNV – Normal read/write activities are available.

CS - Writes to these registers immediately abort conversion in progress and the MAX11254 enters STANDBY state.

IG – No changes, write is ignored.

RETENTION column – behavior during SLEEP mode:

R – The value of the register is retained.

M – Only bits in < > are retained. Others are cleared.

The address column shows the register address as used in the command byte definition (see Table 4).

# 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

## Table 8. Register Map

NAME	R/W	CNV IN PROGRESS	RETENTION	ADDRESS (RS[4:0])	BIT 7	BIT 6	BIT 5	BIT 4	BIT 3	BIT 2	BIT 1	BIT 0								
					_	INRESET	<srdy5></srdy5>	<srdy4></srdy4>	<srdy3></srdy3>	<srdy2></srdy2>	<srdy1></srdy1>	<srdy0></srdy0>								
STAT	R	_	М	0	SCANERR	REFDET	ORDERR	GPOERR	ERROR	SYSGOR	DOR	AOR								
					RATE3	RATE2	RATE1	RATE0	<pdstat1></pdstat1>	<pdstat0></pdstat0>	MSTAT	<rdy></rdy>								
CTRL1	R/W	CS	R	1	CAL1	CAL0	PD1	PD0	U/B	FORMAT	SCYCLE	CONTSC								
CTRL2	R/W	CS	R	2	EXTCLK	CSSEN	LDOEN	LPMODE	PGAEN	PGAG2	PGAG1	PGAG0								
CTRL3	R/W	CS	R	3	_	GPO_MODE	SYNC_MODE	CALREGSEL	NOSYSG	NOSYSO	NOSCG	NOSCO								
GPIO_CTRL	R/W	CNV	R	4	GPIO1_EN	GPIO0_EN	—	DIR1	DIR0	—	DIO1	DIO0								
DELAY	R/W	IG	R	5				MUX	K[7:0]											
DELAI	FX/ V V	10	ĸ	5	GP0[7:0]															
					—	CH5_GPO1	CH5_GPO0	CH5_ORD2	CH5_ORD1	CH5_ORD0	CH5_EN	CH5_GPOEN								
CHMAP1	R/W	V IG	IG	R	6	—	CH4_GPO1	CH4_GPO0	CH4_ORD2	CH4_ORD1	CH4_ORD0	CH4_EN	CH4_GPOEN							
					_	CH3_GPO1	CH3_GPO0	CH3_ORD2	CH3_ORD1	CH3_ORD0	CH3_EN	CH3_GPOEN								
		IG											—	CH2_GPO1	CH2_GPO0	CH2_ORD2	CH2_ORD1	CH2_ORD0	CH2_EN	CH2_GPOEN
CHMAP0	R/W		R	8 7	_	CH1_GPO1	CH1_GPO0	CH1_ORD2	CH1_ORD1	CH1_ORD0	CH1_EN	CH1_GPOEN								
					—	CH0_GPO1	CH0_GPO0	CH0_ORD2	CH0_ORD1	CH0_ORD0	CH0_EN	CH0_GPOEN								
SEQ	R/W	CNV	R	8	MUX2	MUX1	MUX0	MODE1	MODE0	GPODREN	MDREN	RDYBEN								
GPO_DIR	R/W	CNV	R	9	—	_	—	—	—	—	GPO1	GPO0								
SOC	R/W	IG	R	10				D[2	23:0]											
SGC	R/W	IG	R	11				D[2	23:0]											
SCOC	R/W	IG	R	12				D[2	23:0]											
SCGC	R/W	IG	R	13				D[2	23:0]											
DATA0	R	—	R	14				D[2	23:0]											
DATA1	R	_	R	15				D[2	23:0]											
DATA2	R	_	R	16				D[2	23:0]											
DATA3	R	_	R	17				D[2	23:0]											
DATA4	R	_	R	18				D[2	23:0]											
DATA5	R	_	R	19				D[2	23:0]											

# 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### Register Definitions STAT: Status Register (Read)

BIT NAME		INRESET	SRDY5	SRDY4	SRDY3	SRDY2	SRDY1	SRDY0
DEFAULT	0	0	0	0	0	0	0	0

BIT NAME	SCANERR	REFDET	ORDERR	GPOERR	ERROR	SYSGOR	DOR	AOR
DEFAULT	0	1	0	0	0	0	0	0

BIT NAME	RATE3	RATE2	RATE1	RATE0	PDSTAT1	PDSTAT0	MSTAT	RDY
DEFAULT	0	0	0	0	0	0	0	0

This register provides the functional status of the MAX11254.

BIT NAME	DESCRIPTION
INRESET	This bit is set to '1' to indicate that the MAX11254 is in reset.
SRDY[5:0]	This bit is set to '1' in sequencer modes 2 and 3 to indicate that a new conversion result is available from the channel indicated by the SRDY bit position. A complete read of the DATA register associated with the SRDY bit will reset the bit to '0'. At the start of a scan mode these bits are reset to '0'.
SCANERR	This bit is set to '1' if sequencer mode 2 or 3 is selected and no channels or invalid channel numbers ('000' or '111') are enabled in the CHMAP1 or CHMAP0 register. Until SCANERR is cleared, conversion commands are aborted.
REFDET	This bit is set to '1' if a proper reference voltage is detected and '0' if a proper reference voltage is missing. In SLEEP or STANDBY mode the value of this bit is '0'. The trigger level for this bit is $V_{REF} < 0.35V$ . This error does not inhibit normal operation and is intended for status only. The value of this status bit is valid within 30µs after a conversion start command and is invalid when not in conversion.
ORDERR	This bit is set to '1' if two or more CHX_ORD bits decode to the same scan sequence order and are also enabled. This bit is also set to '1' in the case when a channel is enabled for scan with CHX_EN='1' and CHX_ORD[2:0] = '000' or '111'. The CHX_ORD[2:0] values of '000' and '111' are not allowed as order of an enabled channel. The allowable orders are '001', '010', '011', '100', '101', '110'. The MAX11254 remains in STANDBY state until this error is removed. The channel order must be strictly sequential and no missing numbers are allowed. For instance, if 4 channels are enabled then the order must be '001', '010', '011', '100'. Any other order is flagged as ORDERR and the MAX11254 remains in STANDBY mode.
GPOERR	This bit is set to '1' if more than one input channel is mapped to the same GPO/GPIO pin, and CHX_GPOEN is enabled for more than one channel. The MAX11254 remains in STANDBY state until this error is removed.
ERROR	This bit is set to '1' to indicate invalid configuration states. This bit is set if CAL[1:0] is programmed to '11' which is an invalid state. This bit is set if CTRL1:SCYCLE = '0' for scan modes 2 and 3. This error puts the MAX11254 into STANDBY mode.

# 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### STAT: Status Register (Read) (continued)

BIT NAME			DESCRIPTION						
SYSGOR			ate that a system gain calibration results in an overrange condition of the calibration bration coefficient is set to the maximum value of 1.99999999.						
DOR	converter an	This bit is set to '1' to indicate that the conversion result has exceeded the maximum or minimum value of the converter and that the result has been clipped or limited to the maximum or minimum value. When set to '0' the conversion result is within the full-scale range of the inputs.							
AOR			ate that the modulator detected an analog overrange condition by having the input e reference voltage. This check for overrange includes the PGA gain.						
RATE[3:0]	used for calib	These bits indicate the conversion rate that corresponds to the result in the DATA registers or the rate that was used for calibration coefficient calculation. The corresponding RATE[3:0] is only valid until the DATA registers are read. The decoding of RATE[3:0] is shown in Table 1.							
	These bits indicate the state of the MAX11254. See Table 6 for transition times.								
	PDSTAT1	PDSTAT0	DESCRIPTION						
	0	0	CONVERSION						
PDSTAT[1:0]	0	1	SLEEP						
	1	0	STANDBY (default)						
	1	1	RESET						
MSTAT	self-calibratio	This bit is set to '1' to indicate when a signal measurement is in progress. This indicates that a conversion, self-calibration, or system calibration is in progress and that the modulator is busy. When the modulator is not converting, this bit will be set to '0'.							
RDY	of the corres	This bit is set to '1' to indicate that a new conversion result is available in sequencer mode 1. A complete read of the corresponding DATA register will reset this bit to '0'. This bit is invalid in sequencer mode 2 or 3. The function of this bit is redundant and is duplicated by the RDYB pin.							

# 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### CTRL1: Control Register 1 (Read/Write)

	Default = 0x02l								
E	BIT NAME	CAL1	CAL0	PD1	PD0	U/B	FORMAT	SCYCLE	CONTSC
	DEFAULT	0	0	0	0	0	0	1	0

This register controls the selection of operational modes and configurations.

BIT NAME			DESCRIPTION					
	The calil	bration bit	s control the type of calibration performed when a calibration command byte is issued:					
	CAL1	CAL0	DESCRIPTION					
CAL [1:0]	0	0	Performs a self-calibration					
CAL[1:0]	0	1	Performs a system-level offset calibration					
	1	0	Performs a system-level full-scale calibration					
	1	1	Reserved. Do not use.					
			-down state to be executed. The MAX11254 enters the selected power-down state command with MODE[1:0] set to '01' is written. The state is decoded as below:					
	PD1	PD0	DESCRIPTION					
PD[1:0]	0	0	NOP (default)					
	0	1	SLEEP					
	1	0	STANDBY					
	1	1	RESET					
U/B		polar/bipo nput range	lar' bit controls the input range. A '1' selects unipolar input range and a '0' selects e.					
FORMAT	a '1' sele		ntrols the digital format of the bipolar range data. A '0' selects two's complement and binary format of the bipolar range. The data for unipolar range is always formatted mat.					
SCYCLE	sequenc power-d cycles fo	The 'single-cycle' bit selects either no-latency single conversion mode or continuous conversion in sequencer mode 1. A '1' selects single-cycle mode where a no-latency conversion is followed by a power-down to SLEEP mode. A '0' selects continuous conversion mode with a latency of 5 conversion cycles for filtering. The RDYB pin goes low when valid/settled data is available. Only SCYCLE = '1' is valid in sequencer mode 2 and 3.						
CONTSC	in single	The 'continuous single-cycle' bit selects between single or continuous conversions while operating in single-cycle mode in sequencer mode 1. A '1' selects continuous conversions and a '0' selects a single conversion.						

# 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### CTRL2: Control Register 2 (Read/Write)

	Default = 0x20							
BIT NAME	EXTCLK	CSSEN	LDOEN	LPMODE	PGAEN	PGAG2	PGAG1	PGAG0
DEFAULT	0	0	1	0	0	0	0	0

This register controls the selection and configuration of optional functions.

BIT NAME				DESCRIPTION					
EXTCLK		External clock mode is enabled by setting this bit to '1'. In this mode, the internal oscillator is bypassed and the GPIO0/CLK pin is configured as external clock input.							
CSSEN	-	Setting this bit to '1' enables the current source and current sink on the analog inputs to detect sensor opens or shorts.							
LDOEN	with a 1.	Set this bit to '1' to enable the internal LDO. Set this bit to '0' when driving the CAPREG pin externally with a 1.8V supply. When driving the CAPREG pin with external supply, the user must ensure that the CAPREG pin is connected to the DVDD pin.							
LPMODE	consum	PGA low-power mode is enabled by setting this bit to '1'. The PGA operates with reduced power consumption and reduced performance. The LPMODE does not affect power or performance when the PGA is not enabled.							
PGAEN	The PG	A enable b	oit control	s the operation of the PGA. A '1' enables and a '0' disables the PGA.					
	The 'PGA' bits control the PGA gain. The PGA gain is set by:								
	PGA2	PGA1	PGA0	DESCRIPTION					
	0	0	0	Gain = 1					
	0	0	1	Gain = 2					
DCA[2:0]	0	1	0	Gain = 4					
PGA[2:0]	0	1	1	Gain = 8					
	1	0	0	Gain = 16					
	1	0	1	Gain = 32					
	1	1	0	Gain = 64					
	1	1	1	Gain = 128					

# 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### CTRL3: Control Register 3 (Read/Write)

	Defau	It = 0x1C						
BIT NAME		GPO_MODE	SYNC_MODE	CALREGSEL	NOSYSG	NOSYSO	NOSCG	NOSCO
DEFAULT		0	0	1	1	1	0	0

This register is used to control the operation and calibration of the MAX11254.

BIT NAME	DESCRIPTION
GPO_MODE	The value of this bit controls the GPO mode for sequencer mode 3. When set to '1', the GPO and the GPIO pins are sequenced based on the channel mapping in the CHMAP1 and CHMAP0 registers. When set to '0', the GPO and GPIO pins are directly controlled by the GPO_DIR and GPIO_CTRL registers, respectively, during conversion or STANDBY state. This bit has no effect in sequencer modes 1 and 2.
SYNC_MODE	This bit controls sync mode (see the <i>Conversion Synchronization Using Sync Pin and External Clock</i> section). When set to '1', the synchronization mode is enabled, when set to '0' it is disabled.
CALREGSEL	This bit controls which calibration value is read during a calibration register inquiry. Set this bit to '1' to read back the interface value. Set this bit to '0' to read back the internal register value.
NOSYSG	The 'no system gain' bit controls the use of the system gain calibration coefficient. Set this bit to '1' to disable the use of the system gain value when computing the final offset and gain corrected data value. Set this bit to '0' to enable the use of the system gain value when computing the final offset and gain corrected data value.
NOSYSO	The 'no system offset' bit controls the use of the system offset calibration coefficient. Set this bit to '1' to disable the use of the system offset value when computing the final offset and gain corrected data value. Set this bit to '0' to enable the use of the system offset value when computing the final offset and gain corrected data value.
NOSCG	The 'no self-calibration gain' bit controls the use of the self-calibration gain calibration coefficient. Set this bit to '1' to disable the use of the self-calibration gain value when computing the final offset and gain corrected data value. Set this bit to '0' to enable the use of the self-calibration gain value when computing the final offset and gain corrected data value.
NOSCO	The 'no self-calibration offset' bit controls the use of the self-calibration offset calibration coefficient. Set this bit to '1' to disable the use of the self-calibration offset value when computing the final offset and gain corrected data value. Set this bit to '0' to enable the use of the self-calibration offset value when computing the final offset and gain corrected data value.

# 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **GPIO\_CTRL: GPIO Control Register (Read/Write)**

	Default = 0x4	x				
BIT NAME	GPIO1_EN	GPIO0_EN	DIR1	DIR0	DIO1	DIO0
DEFAULT	0	1	0	0	Х	Х

This register controls the direction and values of the general-purpose I/O (GPIO) pins.

BIT NAME	DESCRIPTION
GPIO1_EN	This bit selects the functionality of the GPIO1/SYNC pin. Set this bit to '1' to use the pin as GPIO, or set the bit to '0' to use the pin as SYNC input.
GPIO0_EN	This bit selects the functionality of the GPIO0/CLK pin. Set this bit to '1' to use the pin as GPIO, or set the bit to '0' to use the pin as external clock input.
DIR[1:0]	The 'direction' bits configure the GPIO pins either as input or output. DIR1 corresponds to GPIO1, while DIR0 controls GPIO0. Set the DIR bit to '1' to configure the GPIO pin as output. The output value of the GPIO pin is determined by the value of the DIO bit. Set the DIR bit to '0' to configure the associated GPIO pin as input. The logic input value of the GPIO pin can be read back from the DIO bit.
DIO[1:0]	The 'data input/output' bits reflect the status of the GPIO pins. DIO1 corresponds to GPIO1, while DIO0 corresponds to GPIO0. If the GPIO pin is configured as output, the pin is driven to the logic value of DIO. If the GPIO pin is configured as input, DIO reflects the logic value seen at the pin.

#### **DELAY: Delay Register (Read/Write)**

	Default = 0x0000						
BIT NAME	MUX[7:0]	GPO[7:0]					
DEFAULT	0x00 0x00						
BIT NAME	DESCRIPTION						
MUX[7:0]	Used to program the mux delay. The mux delay ran corresponds to no delay. 1 LSB = $4\mu$ s of delay.	ges from 4µs to 1.02ms. The default value of 0x00					
GPO[7:0]	Used to program the GPO/GPIO delay. The GPO/GPIO delay ranges from $20\mu s$ to 5.1ms. The default value of 0x00 corresponds to no delay. 1 LSB = $20\mu s$ of delay.						

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### CHMAP1: Channel Map Register (Read/Write)

	Default = 0x00_0000											
BIT NAME		CH5_GPO1	CH5_GPO0	CH5_ORD2	CH5_ORD1	CH5_ORD0	CH5_EN	CH5_GPOEN				
DEFAULT		0	0	0	0	0	0	0				
BIT NAME		CH4_GPO1	CH4_GPO0	CH4_ORD2	CH4_ORD1	CH4_ORD0	CH4_EN	CH4_GPOEN				
DEFAULT		0	0	0	0	0	0	0				
BIT NAME		CH3_GPO1	CH3_GPO0	CH3_ORD2	CH3_ORD1	CH3_ORD0	CH3_EN	CH3_GPOEN				
DEFAULT		0	0	0	0	0	0	0				

# CHMAP0: Channel Map Register (Read/Write)

	Default = 0	0000_000x						
BIT NAME		CH2_GPO1	CH2_GPO0	CH2_ORD2	CH2_ORD1	CH2_ORD0	CH2_EN	CH2_GPOEN
DEFAULT		0	0	0	0	0	0	0
BIT NAME		CH1_GPO1	CH1_GPO0	CH1_ORD2	CH1_ORD1	CH1_ORD0	CH1_EN	CH1_GPOEN
DEFAULT		0	0	0	0	0	0	0
BIT NAME		CH0_GPO1	CH0_GPO0	CH0_ORD2	CH0_ORD1	CH0_ORD0	CH0_EN	CH0_GPOEN
DEFAULT		0	0	0	0	0	0	0

These registers are used to enable channels for scan, enable GPO/GPIO pins for scan, program the channel scan order, and pair the GPO/GPIO pins with its associated channel. These registers cannot be written during an active conversion.

BIT NAME			DESCRIPTION
			GPIO pin is activated when this channel is selected. The STAT:GPOERR put channel is mapped to the same GPO/GPIO pin. The decoding is as
	CHX_GPO1	CHX_GPO0	DESCRIPTION
CHX_GPO[1:0]	0	0	GPO0
	0	1	GPO1
	1	0	GPIO0
	1	1	GPIO1
CHX_ORD[2:0]	are not allowe '101', '110' rej default value than the numl a channel's ou If sequencer r GPIO pins, th	ed for the order presenting first, and the value of ber of enabled rder to '000' or mode 3 is select en the sequence	n when the channel is enabled. The CHX_ORD[2:0] values of '000' and '111' of an enabled channel. The allowable orders are '001', '010', '011', '100', second, third channel to be scanned, and so on. The value of '000' is a of '111' is greater than the number of scannable channels. A value greater channels is invalid and will set an error condition at STAT:ORDERR. Setting '111' and enabling it will set the STAT:ORDERR flag in the STAT register. ted, and more channels are enabled for sequencing than available GPO/ be order of the channels for which a GPO/GPIO pin is enabled must be which do not have a GPO/GPIO pin mapped to them.
CHX_EN	Set this bit to	'1' to enable so	canning of this channel. Set this bit to '0' to disable scanning of this channel.
CHX_GPOEN		le activation of e. Set this bit t	the GPO/GPIO pins when this channel is selected during scan. Set this bit o '0' to disable.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### SEQ: Sequencer Register (Read/Write)

Default = 0x00										
BIT NAME	MUX2	MUX1	MUX0	MODE1	MODE0	GPODREN	MDREN	RDYBEN		
DEFAULT	0	0	0	0	0	0	0	0		

This register is used to control the operation of the sequencer when enabled.

BIT NAME		DESCRIPTION									
MUX[2:0]	Binary channe (channel 5).	I selection for s	equencer mode 1. Valid channels are from 000 (channel 0) to 101								
	Sequencer mo	de is decoded	as shown in the following table:								
	MODE1	MODE0	DESCRIPTION								
MODEI1.01	0	0	Sequencer Mode 1								
MODE[1:0]	0	1	Sequencer Mode 2								
	1	0	Sequencer Mode 3								
	1	1	Reserved. Do not use.								
GPODREN			ables operation of the GPO/GPIO switch delay. When enabled, the The value of the delay is set by the DELAY:GPO bits.								
MDREN	MUX delay en of the selected		he timer setting in the DELAY:MUX register to delay the conversion start								
RDYBEN		able. When this inels are conve	bit is '1' the RDYB is inhibited from asserting in sequencer mode 2 and rted								

#### GPO\_DIR: GPO Direct Access Register (Read/Write)

Default = 0x00

BIT NAME			GPO1	GPO0
DEFAULT			0	0

This register is used to turn on and off the general-purpose outputs directly after an associated bit is written except when CTRL3:GPO\_MODE='1' during sequencer mode 3. When operating in sequencer mode 1 or 2, the activation of the GPOs is immediate upon setting a bit to '1', and the deactivation of the GPOs is immediate upon setting the bit to '0'. In SLEEP state, the values in this register do not control the state of the GPOs, as they all are deactivated. The register is writeable, but the values will not control the GPOs in SLEEP mode. In STANDBY state when CTRL3:GPO\_MODE='0', this register accepts writes and updates the state of the GPOs immediately after the value of a bit changes. Writes to this register are ignored when operating in mode 3 when CTRL3:GPO\_MODE='1'. This register is enabled during system offset calibration, system gain calibration and self-calibration modes.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### SOC: System Offset Calibration Register (Read/Write)

Default = 0x00_0000											
BIT NAME	B23	B22	B21		B3	B2	B1	B0			
DEFAULT	0	0	0		0	0	0	0			

The system offset calibration register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. This register holds the system offset calibration value. The format is in two's complement binary format. A system calibration does not overwrite the SOC register.

The readback value of this register depends on CTRL3:CALREGSEL. A '1' reads back the user programmed value. A '0' reads back the results of an internal register as described in CTRL3:CALREGSEL. The internal register can only be read during conversion.

The system offset calibration value is subtracted from each conversion result—provided the NOSYSO bit in the CTRL3 register is set to '0'. The system offset calibration value is subtracted from the conversion result after self-calibration but before system gain correction. It is also applied prior to the 1x or 2x scale factor associated with bipolar and unipolar modes. When a system offset calibration is in progress, this register is not writable by the user.

#### SGC: System Gain Calibration Register (Read/Write)

Default = 0x7F_FFF											
BIT NAME	B23	B22	B21		B3	B2	B1	B0			
DEFAULT	0	1	1		1	1	1	1			

The system gain calibration register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. This register holds the system gain calibration value. The format is unsigned 24-bit binary. A system calibration does not overwrite the SGC register.

The readback value of this register depends on CTRL3:CALREGSEL. A '1' reads back the user programmed value. A '0' reads back the results of an internal register as described in CTRL3:CALREGSEL. The internal register can only be read during conversion.

The system gain calibration value is used to scale the offset corrected conversion result—provided the NOSYSG bit in the CTRL3 register is set to '0'. The system gain calibration value scales the offset corrected result by up to 2x or can correct a gain error of approximately -50%. The amount of positive gain error that can be corrected is determined by modulator overload characteristics, which may be as much as +25%. When a system gain calibration is in progress, this register is not writable by the user.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### SCOC: Self-Calibration Offset Calibration Register (Read/Write)

Default = 0x00_0000											
BIT NAME	B23	B22	B21		B3	B2	B1	B0			
DEFAULT	0	0	0		0	0	0	0			

The self-calibration offset register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. This register holds the self-calibration offset value. The format is always in two's complement binary format. An internal self-calibration does not overwrite the SCOC register.

The readback value of this register depends on CTRL3:CALREGSEL. A '1' reads back the user programmed value. A '0' reads back the results of an internal register as described in CTRL3:CALREGSEL. The internal register can only be read during conversion.

The self-calibration offset value is subtracted from each conversion result—provided the NOSCO bit in the CTRL3 register is set to '0'. The self-calibration offset value is subtracted from the conversion result before the self-calibration gain correction and before the system offset and gain correction. It is also applied prior to the 2x scale factor associated with unipolar mode. When a self-calibration is in progress, this register is not writable by the user.

#### SCGC: Self-Calibration Gain Calibration Register (Read/Write)

Default = 0xBF_851B								
BIT NAME	B23	B22	B21		B3	B2	B1	B0
DEFAULT	1	0	1		1	0	1	1

The self-calibration gain register is a 24-bit read/write register. The data written/read to/from this register is clocked in/out MSB first. This register holds the self-calibration gain value. The format is unsigned 24-bit binary. An internal self- calibration does not overwrite the SCGC register.

The readback value of this register depends on CTRL3:CALREGSEL. A '1' reads back the user programmed value. A '0' reads back the results of an internal register as described in CTRL3:CALREGSEL. The internal register can only be read during conversion.

The self-calibration gain calibration value is used to scale the self-calibration offset corrected conversion result before the system offset and gain calibration values have been applied – provided the NOSCG bit in the CTRL3 register is set to '0'. The self-calibration gain calibration value scales the self-calibration offset corrected conversion result by up to 2x or can correct a gain error of approximately –50%. The gain will be corrected to within 2 LSB. When a self- calibration is in progress, this register is not writable by the user.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### DATA[5:0]: Data Registers (Read Only)

Default = 0x00_0000								
BIT NAME	D23	D22	D21		D3	D2	D1	D0
DEFAULT	0	0	0		0	0	0	0

Each data register holds the conversion result for the corresponding channel. DATA0 is the data register for channel 0, DATA1 is for channel 1, etc.

Each data register is a 24-bit read-only register. Any attempt to write data to this location will have no effect. The data read from these registers is clocked out MSB first. The result is stored in a format according to the FORMAT bit in the CTRL1 register. The data format while in unipolar mode is always offset binary. In offset binary format the most negative value is 0x000000, the midscale value is 0x800000 and the most positive value is 0xFFFFF. In bipolar mode if the FORMAT bit = '1' then the data format is offset binary. If the FORMAT bit = '0', then the data format is two's complement. In two's complement the negative full-scale value is 0x800000, the midscale is 0x000000 and the positive full scale is 0x7FFFFF. Any input exceeding the available input range is limited to the minimum or maximum data value.

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX11254ATJ+	-40°C to +125°C	32 TQFN-EP*
MAX11254ATJ+T	-40°C to +125°C	32 TQFN-EP*
MAX11254ATJ/V+	-40°C to +125°C	32 TQFN-EP*
MAX11254ATJ/V+T	-40°C to +125°C	32 TQFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

\*EP = Exposed pad.

# **Chip Information**

PROCESS: CMOS

#### **Package Information**

For the latest package outline information and land patterns (footprints), go to <u>www.maximintegrated.com/packages</u>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PART	PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
MAX11254ATJ+	32 TQFN	T3255+4	21-0140	<u>90-0012</u>
MAX11254ATJ/V+	32 TQFN	T3255+4	<u>21-0140</u>	<u>90-0012</u>

## 24-Bit, 6-Channel, 64ksps, 6.2nV/√Hz PGA, Delta-Sigma ADC with SPI Interface

#### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	3/15	Initial release	—
1	4/15	Revised Typical Operating Characteristics section	10, 11
2	8/17	Adding MAX11254ATJ/V+ as future product to Ordering Information table. Updated Package Information table	50
3	3/18	Updated Ordering Information table	50
4	9/18	Updated Benefits and Features section	1
5	9/18	Updated Applications section	1

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.