

$650V\text{-}27m\Omega\,\text{SiC}\,\text{FET}$

Rev. C, May 2023

DATASHEET

UF3C065030B3



Part Number	Package	Marking
UF3C065030B3	D ² PAK-3L	UF3C065030B3



Description

This SiC FET device is based on a unique 'cascode' circuit configuration, in which a normally-on SiC JFET is co-packaged with a Si MOSFET to produce a normally-off SiC FET device. The device's standard gate-drive characteristics allows for a true "drop-in replacement" to Si IGBTs, Si FETs, SiC MOSFETs or Si superjunction devices. Available in the D²PAK-3L package, this device exhibits ultralow gate charge and exceptional reverse recovery characteristics, making it ideal for switching inductive loads when used with recommended RC-snubbers, and any application requiring standard gate drive.

Features

- Typical on-resistance $R_{DS(on),typ}$ of $27m\Omega$
- Maximum operating temperature of 175°C
- Excellent reverse recovery
- Low gate charge
- Low intrinsic capacitance
- ESD protected, HBM class 2
- Very low switching losses (required RC-snubber loss negligible under typical operating conditions)

Typical applications

- EV charging
- PV inverters
- Switch mode power supplies
- Power factor correction modules
- Motor drives
- Induction heating





Maximum Ratings

Parameter	Symbol	Test Conditions	Value	Units
Drain-source voltage	V _{DS}		650	V
Gate-source voltage	V _{GS}	DC	-25 to +25	V
Continuous drain current ¹	1	T _C = 25°C	65	А
Continuous drain current	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	А		
Pulsed drain current ²	I _{DM}	T _C = 25°C	230	А
Single pulsed avalanche energy ³	E _{AS}	L=15mH, I _{AS} =4A	120	mJ
Power dissipation	P _{tot}	T _C = 25°C	242	W
Maximum junction temperature	T _{J,max}		175	°C
Operating and storage temperature	T _J , T _{STG}		-55 to 175	°C
Reflow soldering temperature	T _{solder}	reflow MSL 1	245	°C

1. Limited by $T_{J,max}$

2. Pulse width t_{p} limited by $T_{J,\text{max}}$

3. Starting $T_J = 25^{\circ}C$

Thermal Characteristics

Parameter	Symbol Test (Test Conditions		Units		
		Test Conditions	Min	Тур	Max	Units
Thermal resistance, junction-to-case	$R_{ ext{ heta}JC}$			0.48	0.62	°C/W

FET-Jet Calculator 💝 Buy Online 😽 Models 🖌 Contact Learn Models

Electrical Characteristics (T_J = +25°C unless otherwise specified)

Typical Performance - Static

Deveneter	Sumbal	Test Conditions		Units			
Parameter	Symbol	lest Conditions	Min	Тур	Typ Max		
Drain-source breakdown voltage	BV _{DS}	V _{GS} =0V, I _D =1mA	650			V	
Total drain leakage current		V _{DS} =650V, V _{GS} =0V, T _J =25°C		6	150		
	I _{DSS}	V _{DS} =650V, V _{GS} =0V, T _J =175°C		30		μA	
Total gate leakage current	I _{GSS}	V _{DS} =0V, T _J =25°C, V _{GS} =-20V / +20V 6		6	±20	μA	
Drain-source on-resistance	R _{DS(on)}	V _{GS} =12V, I _D =40A, T _J =25°C		27	35		
		V _{GS} =12V, I _D =40A, T _J =125°C		35		mΩ	
		V _{GS} =12V, I _D =40A, T _J =175°C		43			
Gate threshold voltage	V _{G(th)}	V_{DS} =5V, I_{D} =10mA	4	5	6	V	
Gate resistance	R _G	f=1MHz, open drain		4.5		Ω	

Typical Performance - Reverse Diode

Parameter	Symbol	Test Conditions		- Units			
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
Diode continuous forward current ¹	ls	T _C =25°C			65	А	
Diode pulse current ²	I _{S,pulse}	T _C =25°C			230	А	
Forward voltage	V _{FSD}	V _{GS} =0V, I _S =20A, T _J =25°C		1.3	1.4	V	
	• FSD	V _{GS} =0V, I _S =20A, T _J =175°C		1.35			
Reverse recovery charge	Q _{rr}	V _R =400V, I _S =40A, V _{GS} =-5V, R _{G_EXT} =22Ω		211		nC	
Reverse recovery time	t _{rr}	di/dt=1500A/µs, T_=25°C		34		ns	
Reverse recovery charge	Q _{rr}	V _R =400V, I _S =40A, V _{GS} =-5V, R _{G_EXT} =22Ω		188		nC	
Reverse recovery time	t _{rr}	di/dt=1500A/µs, T_J=150°C		32		ns	





Typical Performance - Dynamic

Parameter	Symbol	Test Conditions		Units				
Parameter	Symbol	Test Conditions	Min	Тур	Max	Units		
Input capacitance	C _{iss}	- V _{DS} =100V, V _{GS} =0V -	1500 LOOV. V _{CS} =0V					
Output capacitance	C _{oss}	$v_{DS} = 100 \text{ v}, v_{GS} = 0 \text{ v}$ = f=100kHz		293		pF		
Reverse transfer capacitance	C _{rss}	1-100012		2				
Effective output capacitance, energy related	C _{oss(er)}	$V_{DS}=0V$ to 400V, $V_{GS}=0V$		215		pF		
Effective output capacitance, time related	C _{oss(tr)}	V _{DS} =0V to 400V, V _{GS} =0V		480		pF		
C _{OSS} stored energy	E _{oss}	V _{DS} =400V, V _{GS} =0V		17.5		μJ		
Total gate charge	Q _G	– V _{DS} =400V, I _D =40A, –		51				
Gate-drain charge	Q _{GD}	$V_{DS} = -5V \text{ to } 15V$		11		nC		
Gate-source charge	Q _{GS}	V _{GS} - 5V (015V		19				
Turn-on delay time	t _{d(on)}			34				
Rise time	t _r	V _{DS} =400V, I _D =40A, Gate		16		- ns		
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V,		56				
Fall time	t _f	Turn-on $R_{G,EXT}$ =1.8 Ω ,		15				
Turn-on energy including R _s energy ⁴	E _{ON}	Turn-off $R_{G,EXT}$ =22Ω Inductive Load,		392				
Turn-off energy including R _s energy ⁴	E _{OFF}	FWD: same device with		113				
Total switching energy including R_s energy ⁴	E _{TOTAL}	$V_{GS} = -5V$ and $R_G = 22\Omega$, RC snubber: $R_S=5\Omega$ and		505		μ.		
Snubber R _s energy during turn-on	E _{RS_ON}	С _s =330pF, Т _J =25°С		5.3				
Snubber R _s energy during turn-off	E _{RS_OFF}	-		7.9				
Turn-on delay time	t _{d(on)}			32				
Rise time	t _r	V _{DS} =400V, I _D =40A, Gate		16]		
Turn-off delay time	t _{d(off)}	Driver =-5V to +15V,		57		ns		
Fall time	t _f	Turn-on $R_{G,EXT}$ =1.8 Ω ,		16		1		
Turn-on energy including R _s energy ⁴	E _{ON}	Turn-off $R_{G,EXT}=22\Omega$ Inductive Load,FWD: same device with $V_{GS} = -5V$ and $R_G = 22\Omega$,RC snubber: $R_S=5\Omega$ and		370				
Turn-off energy including R _s energy ⁴	E _{OFF}			118		-		
Total switching energy including R_s energy ⁴	E _{TOTAL}			488		μJ		
Snubber R _s energy during turn-on	E _{RS_ON}	C _S =330pF, T _J =150°C		4.6		1		
Snubber R _s energy during turn-off	E _{RS_OFF}			8.2		1		

4. The switching performance are evaluated with a RC snubber circuit as shown in Figure 24.

FET-Jet Calculator 💝 Buy Online 😽 Models 🖌 Contact 📬

Learn

More

Typical Performance Diagrams



Figure 1. Typical output characteristics at T_J = - 55°C, tp < 250 μ s



Figure 2. Typical output characteristics at $T_J = 25^{\circ}C$, tp < 250μ s



Figure 3. Typical output characteristics at T $_{\rm J}$ = 175°C, tp < 250 μs



Figure 4. Normalized on-resistance vs. temperature at V_{GS} = 12V and I_D = 40A

QOULO





Figure 5. Typical drain-source on-resistances at V_{GS} = 12V



Figure 6. Typical transfer characteristics at V_{DS} = 5V



Figure 7. Threshold voltage vs. junction temperature at V_{DS} = 5V and I_{D} = 10mA



Figure 8. Typical gate charge at V_{DS} = 400V and I_{D} = 40A

	FET-Jet Calculator	P	Buy Online	3	Spice Models		Contact Sales	200	Learn More
--	-----------------------	---	---------------	----------	-----------------	--	------------------	-----	---------------







Figure 11. 3rd quadrant characteristics at T_J = 175°C



Figure 10. 3rd quadrant characteristics at T_J = 25°C



Figure 12. Typical stored energy in C_{OSS} at V_{GS} = 0V





Figure 13. Typical capacitances at f = 100kHz and $V_{\rm GS}$ = 0V



Figure 14. DC drain current derating



Figure 15. Total power dissipation



Figure 16. Maximum transient thermal impedance



Figure 17. Safe operation area at T_{C} = 25°C, D = 0, Parameter $t_{\rm p}$



Spice Models

Learn

More

6

Contact

Sales

Buy Online

Figure 18. Reverse recovery charge Qrr vs. junction temperture



FET-Jet

Calculato

(a)

(b)

Figure 19. Clamped inductive switching energy (a) and RC snubber energy loss (b) vs. drain current at $T_J = 25^{\circ}$ C, turn-on $R_{G_{EXT}} = 1.8\Omega$, and turn-off $R_{G_{EXT}} = 22\Omega$

QOUND



FET-Jet

Calculato

Spice Models

Learn

More

6

Contact

Sales

Buy Online

Figure 20. Clamped inductive switching turn-on energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-on gate resistor $R_{G_{EXT}}$



Figure 21. Clamped inductive switching turn-off energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of total external turn-off gate resistor $R_{G,EXT}$

(b)

(a)



FET-Jet

Calculato

Spice Models

Learn

More

Contact

Sales

Buy Online

Figure 22. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of junction temperature at $I_D = 40A$



Figure 23. Clamped inductive switching energy including RC snubber energy loss (a) and RC snubber energy loss (b) as a function of snubber capacitance at $I_D = 40A$ and $T_J = 25^{\circ}C$

QONOD





Figure 24. Clamped inductive load switching test circuit An RC snubber ($R_s = 5\Omega$ and $C_s = 330$ pF) is required to improve the turn-off waveforms.

Applications Information

SiC FETs are enhancement-mode power switches formed by a high-voltage SiC depletion-mode JFET and a low-voltage silicon MOSFET connected in series. The silicon MOSFET serves as the control unit while the SiC JFET provides high voltage blocking in the off state. This combination of devices in a single package provides compatibility with standard gate drivers and offers superior performance in terms of low on-resistance ($R_{DS(on)}$), output capacitance (C_{oss}), gate charge (Q_G), and reverse recovery charge (Q_{rr}) leading to low conduction and switching losses. The SiC FETs also provide excellent reverse conduction capability eliminating the need for an external anti-parallel diode.

Like other high performance power switches, proper PCB layout design to minimize circuit parasitics is strongly recommended due to the high dv/dt and di/dt rates. An external gate resistor is recommended when the FET is working in the diode mode in order to achieve the optimum reverse recovery performance. For more information on SiC FET operation, see www.unitedsic.com.

A snubber circuit with a small $R_{(G)}$, or gate resistor, provides better EMI suppression with higher efficiency compared to using a high $R_{(G)}$ value. There is no extra gate delay time when using the snubber circuitry, and a small $R_{(G)}$ will better control both the turn-off $V_{(DS)}$ peak spike and ringing duration, while a high $R_{(G)}$ will damp the peak spike but result in a longer delay time. In addition, the total switching loss when using a snubber circuit is less than using high $R_{(G)}$, while greatly reducing $E_{(OFF)}$ from mid-to-full load range with only a small increase in $E_{(ON)}$. Efficiency will therefore improve with higher load current. For more information on how a snubber circuit will improve overall system performance, visit the UnitedSiC website at www.unitedsic.com





Important notice

The information contained herein is believed to be reliable; however, Qorvo makes no warranties regarding the information contained herein and assumes no responsibility or liability whatsoever for the use of the information contained herein. All information contained herein is subject to change without notice. Customers should obtain and verify the latest relevant information before placing orders for Qorvo products. The information contained herein or any use of such information does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other intellectual property rights, whether with regard to such information itself or anything described by such information. THIS INFORMATION DOES NOT CONSTITUTE A WARRANTY WITH RESPECT TO THE PRODUCTS DESCRIBED HEREIN, AND QORVO HEREBY DISCLAIMS ANY AND ALL WARRANTIES WITH RESPECT TO SUCH PRODUCTS WHETHER EXPRESS OR IMPLIED BY LAW, COURSE OF DEALING, COURSE OF PERFORMANCE, USAGE OF TRADE OR OTHERWISE, INCLUDING THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Without limiting the generality of the foregoing, Qorvo products are not warranted or authorized for use as critical components in medical, life-saving, or life-sustaining applications, or other applications where a failure would reasonably be expected to cause severe personal injury or death.