# POWERTRENCH® Power Clip 30 V Asymmetric Dual N-Channel MOSFETs

## **General Description**

This device includes two specialized N-Channel MOSFETs in a dual package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous SyncFET  $^{\text{TM}}$  (Q2) have been designed to provide optimal power efficiency.

#### **Features**

Q1: N-Channel

- Max  $R_{DS(on)} = 3.25 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 19 \text{ A}$
- Max  $R_{DS(on)} = 4 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 17 \text{ A}$

Q2: N-Channel

- Max  $R_{DS(on)} = 0.97 \text{ m}\Omega$  at  $V_{GS} = 10 \text{ V}$ ,  $I_D = 37 \text{ A}$
- Max  $R_{DS(on)} = 1.25 \text{ m}\Omega$  at  $V_{GS} = 4.5 \text{ V}$ ,  $I_D = 34 \text{ A}$
- Low Inductance Packaging Shortens Rise/Fall Times, Resulting in Lower Switching Losses.
- MOSFET Integration Enables Optimum Layout for Lower Circuit Inductance and Reduced Switch Node Ringing.
- RoHS Compliant

#### **Applications**


- Computing
- Communications
- General Purpose Point of Load



#### ON Semiconductor®


www.onsemi.com

#### **ELECTRICAL CONNECTION**



**N-Channel MOSFET** 





Top View

**Bottom View** 

Power Clip 56 (PQFN8 5x6) CASE 483AR

#### **PIN ASSIGNMENT**

HSG GR V+	1] 2]	*	SND(LSS)		8 7 6	LSG SW SW	
V+	4]	L	اا	.]	5	SW	
*PAD9 V+(HSD)							

#### **MARKING DIAGRAM**



\$Y = ON Semiconductor Logo &Z = Assembly Plant Code &3 = Numeric Date Code &K = Lot Code

FDMS1D2N03DSD = Specific Device Code

#### ORDERING INFORMATION

See detailed ordering and shipping information on page 2 of this data sheet.

## **MOSFET MAXIMUM RATINGS** ( $T_A = 25^{\circ}C$ , Unless otherwise specified)

Symbol	Parameter	Q1	Q2	Unit
V <sub>DS</sub>	Drain to Source Voltage	30	30	V
$V_{GS}$	Gate to Source Voltage	+16/–12	+16/–12	V
Ι <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C) (Note 5)	70	164	А
	- Continuous (T <sub>C</sub> = 85°C) (Note 5)	54	126	
	– Continuous (T <sub>A</sub> = 25°C)	19 (Note 1a)	37 (Note 1b)	
	– Continuous (T <sub>A</sub> = 85°C)	15 (Note 1a)	29 (Note 1b)	
	- Pulsed (T <sub>A</sub> = 25°C) (Note 4)	362	1199	
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 3)	121	337	mJ
P <sub>D</sub>	Power Dissipation for Single Operation $(T_C = 25^{\circ}C)$ $(T_A = 25^{\circ}C)$	26 2.1 (Note 1a)	42 2.3 (Note 1b)	W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range	–55 to	−55 to +150	

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

#### THERMAL CHARACTERISTICS

Symbol	Parameter	Q1	Q2	Unit
$R_{ heta JC}$	Thermal Resistance, Junction to Case	4.8	3.0	°C/W
$R_{ hetaJA}$	nermal Resistance, Junction to Ambient 60 (Note 1a) 55		55 (Note 1b)	°C/W
$R_{ heta JA}$	Thermal Resistance, Junction to Ambient	130 (Note 1c)	120 (Note 1d)	°C/W

#### PACKAGE MARKING AND ORDERING INFORMATION

Device	Top Marking	Package	Reel Size	Tape Width	Quantity
FDMS1D2N03DSD	FDMS1D2N03DSD	Power Clip 56 (PGFN8) (Pb-Free / Halogen Free)	13″	12 mm	3,000 Units

#### **ELECTRICAL CHARACTERISTICS** (T<sub>.I</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Unit
OFF CHARACT	ERISTICS						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 1 \text{ mA}, V_{GS} = 0 \text{ V}$	Q1 Q2	30 30	- -	- -	V
$\Delta BV_{DSS}/\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 10 mA, referenced to 25°C	Q1 Q2	- -	15 21	- -	mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24 V, V <sub>GS</sub> = 0 V	Q1 Q2	- -	- -	1 500	μΑ
I <sub>GSS</sub>	Gate to Source Leakage Current, Forward	V <sub>GS</sub> = +16 V/-12 V, V <sub>DS</sub> = 0 V	Q1 Q2	- -	- -	±100 ±100	nA nA
ON CHARACTE	RISTICS						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 320 \mu A$ $V_{GS} = V_{DS}, I_D = 1 mA$	Q1 Q2	0.8 1.0	1.3 1.5	2.5 3.0	V
$\Delta V_{GS(th)}/\Delta T_J$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D$ = 1 mA, referenced to 25°C $I_D$ = 10 mA, referenced to 25°C	Q1 Q2	_ _	-3 -3	_ _	mV/°C


# **ELECTRICAL CHARACTERISTICS** (T<sub>J</sub> = 25°C unless otherwise noted)

Symbol	Parameter	Test Conditions	Туре	Min	Тур	Max	Unit
N CHARACT	TERISTICS	•					
R <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 10 \text{ V}, I_D = 19 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 17 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 19 \text{ A},$ $T_J = 125 ^{\circ}\text{C}$	Q1	- - -	2.5 3.0 3.6	3.25 4.0 4.9	mΩ
		$V_{GS} = 10 \text{ V}, I_D = 37 \text{ A}$ $V_{GS} = 4.5 \text{ V}, I_D = 34 \text{ A}$ $V_{GS} = 10 \text{ V}, I_D = 37 \text{ A},$ $T_J = 125^{\circ}\text{C}$	Q2	- - -	0.73 0.93 1.1	0.97 1.25 1.6	
9FS	Forward Transconductance	$V_{DS} = 5 \text{ V}, I_{D} = 19 \text{ A}$ $V_{DS} = 5 \text{ V}, I_{D} = 37 \text{ A}$	Q1 Q2	-	95 247	-	S
YNAMIC CH	ARACTERISTICS						
C <sub>iss</sub>	Input Capacitance	Q1: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V, f = 1 MHZ	Q1 Q2	_	1410 4860	-	pF
C <sub>oss</sub>	Output Capacitance	Q2: V <sub>DS</sub> = 15 V, V <sub>GS</sub> = 0 V,	Q1 Q2	_	564 1845	-	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1 MHZ	Q1 Q2	_	40 123	_	pF
$R_g$	Gate Resistance		Q1 Q2	_	0.3 0.3	_	Ω
WITCHING C	CHARACTERISTICS						
t <sub>d(on)</sub>	Turn-On Delay Time	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 19 A,	Q1 Q2	_	8 13		ns
t <sub>r</sub>	Rise Time	$R_{GEN} = 6 \Omega$ Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 37 A, R <sub>GEN</sub> = 6 Ω	Q1 Q2	_	2 5	<u> </u>	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		Q1 Q2	_	22 37	_ _	ns
t <sub>f</sub>	Fall Time	7	Q1 Q2	_	2 4	<u> </u>	ns
Qg	Total Gate Charge	V <sub>GS</sub> = 0 V to 10 V Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 19 A Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 37 A	Q1 Q2	- -	23 84	33 117	nC
Qg	Total Gate Charge	$V_{GS} = 0 \text{ V to } 4.5 \text{ V}$ Q1: $V_{DD} = 15 \text{ V}$ , $I_{D} = 19 \text{ A}$ Q2: $V_{DD} = 15 \text{ V}$ , $I_{D} = 37 \text{ A}$	Q1 Q2	-	11 39	15 54	nC
$Q_{gs}$	Gate to Source Gate Charge	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 19 A Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 37 A	Q1 Q2	_	3.1 13	- -	nC
$Q_{gd}$	Gate to Drain "Miller" Charge	Q1: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 19 A Q2: V <sub>DD</sub> = 15 V, I <sub>D</sub> = 37 A	Q1 Q2	- -	2.5 9	_ _	nC
OURCE-DRA	AIN DIODE CHARACTERISTICS						
$V_{SD}$	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 19 A (Note 2) V <sub>GS</sub> = 0 V, I <sub>S</sub> = 37 A (Note 2)	Q1 Q2	-	0.8 0.8	1.2 1.2	V
t <sub>rr</sub>	Reverse Recovery Time	Q1: I <sub>F</sub> = 19 A, di/dt = 100 A/μs	Q1 Q2	-	28 43	_	ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2: I <sub>F</sub> = 37 A, di/dt = 300 A/μs	Q1 Q2		12 63		nC


Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

#### NOTES:


1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5  $\times$  1.5 in. board of FR-4 material.  $R_{\theta CA}$  is determined by the user's board design.




a) 60°C/W when mounted on a 1  $in^2$  pad of 2 oz copper.



b) 55°C/W when mounted on a 1 in<sup>2</sup> pad of 2 oz copper.



c) 130°C/W when mounted on a minimum pad of 2 oz copper.



d) 120°C/W when mounted on a minimum pad of 2 oz copper.

- 2. Pulse Test: Pulse Width < 300  $\mu$ s, Duty cycle < 2.0%.
- Q1: E<sub>AS</sub> of 121 mJ is based on starting T<sub>J</sub> = 25°C; N-ch: L = 3 mH, I<sub>AS</sub> = 9 A, V<sub>DD</sub> = 30 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 29 A. Q2: E<sub>AS</sub> of 337 mJ is based on starting T<sub>J</sub> = 25°C; N-ch: L = 3 mH, I<sub>AS</sub> = 15 A, V<sub>DD</sub> = 30 V. 100% tested at L = 0.1 mH, I<sub>AS</sub> = 47 A.
   Pulsed Id please refer to Figure 11 and Figure 24 SOA graphs for more details.
- 5. Computed continuous current limited to Max Junction Temperature only, actual continuous current will be limited by thermal & electro-mechanical application board design.

#### TYPICAL CHARACTERISTICS (Q1 N-Channel)

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics





Figure 3. Normalized On-Resistance vs. Junction Temperature



**Figure 5. Transfer Characteristics** 




Figure 2. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 4. On-Resistance vs. Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs. Source Current

#### TYPICAL CHARACTERISTICS (Q1 N-Channel)

(T<sub>J</sub> = 25°C unless otherwise noted)

10000




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs. Drain to Source Voltage




Figure 9. Unclamped Inductive **Switching Capability** 




Figure 10. Maximum Continuous Drain Current vs. Case Temperature




Figure 11. Forward Bias Safe Operating Area




Figure 12. Single Pulse Maximum Power Dissipation

# **TYPICAL CHARACTERISTICS (Q1 N-Channel)**

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 13. Junction-to-Case Transient Thermal Response Curve

## **TYPICAL CHARACTERISTICS (Q2 N-Channel)**

(T<sub>J</sub> = 25°C unless otherwise noted)




Figure 14. On-Region Characteristics




Figure 16. Normalized On-Resistance vs.

Junction Temperature




Figure 18. Transfer Characteristics




Figure 15. Normalized On-Resistance vs. Drain Current and Gate Voltage




Figure 17. On-Resistance vs. Gate to Source Voltage




Figure 19. Source to Drain Diode Forward Voltage vs. Source Current

#### **TYPICAL CHARACTERISTICS (Q2 N-Channel)**

(T<sub>J</sub> = 25°C unless otherwise noted)

10000





Figure 20. Gate Charge Characteristics






Figure 22. Unclamped Inductive **Switching Capability** 




Figure 23. Maximum Continuous Drain Current vs. Case Temperature




Figure 24. Forward Bias Safe Operating Area




Figure 25. Single Pulse Maximum Power Dissipation

# TYPICAL CHARACTERISTICS (Q2 N-Channel)

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 




Figure 26. Junction-to-Case Transient Thermal Response Curve

#### TYPICAL CHARACTERISTICS (continued)

#### **SyncFET Schottky Body Diode Characteristics**

ON's SyncFET process embeds a Schottky diode in parallel with PowerTrench MOSFET. This diode exhibits similar characteristics to a discrete external Schottky diode in parallel with a MOSFET. Figure 27 shows the reverse recovery characteristic of the FDMS1D2N03DSD.

Schottky barrier diodes exhibit significant leakage at high temperature and high reverse voltage. This will increase the power in the device.




Figure 27. FDMS1D2N03DSD SyncFET Body Diode Reverse Recovery Characteristic





Figure 28. SyncFET Body Diode Reverse Leakage vs.
Drain-Source Voltage

POWERTRENCH is a registered trademark and SyncFET is a trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.




#### PQFN8 5x6, 1.27P CASE 483AR ISSUE A


**DATE 21 MAY 2021** 




NOTES: UNLESS OTHERWISE SPECIFIED

- A) DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229, DATED 11/2001.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.







**BOTTOM VIEW** 

	-	<del></del> 5.	00	_	
	-	4.	56	-	
	11				
		— 4.	20 —		
		<del></del>	27	.	
	4	3	2	1	
	111.	9	1 7		0.00
1	8888	8888	888	8388	3.30
1	8888	888	8888	3388	2.48
	50000		2000000	200000	2.48 2.08
1.01	18888			****	1
	100000	******	8000000	******	
6.60	588888	0000000	5555555	888888	
0.00	_888888			888888	L <sub>0.40</sub>
	******			*****	0.10
2.65			<del>.</del>	2000000	0.83
	B88888		*******	20000	1.43
<u>+</u>	*****		******	****	1.98
1				-	2.48
0.82	8888	888	888		2.40
	12923	100000	163659	ESES	3.30
Ť	5	6	7	8	
		-	'	"	
0.75		+			
		1			
	55	1.01	1.08	2.29	
	_	~ <	> +		
556614					

RECOMMENDED LAND PATTERN

\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DOCUMENT NUMBER:	98AON13666G	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.				
DESCRIPTION:	PQFN8 5x6, 1.27P		PAGE 1 OF 1			

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI., and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems. or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales