


Automotive-grade N-channel 60 V, 24 mΩ typ., 10 A STripFET™ F7 Power MOSFET in a PowerFLAT™ 5x6 double island package




Features

| Order code | V _{DS} | R _{DS(on)} max. | I _D |
|--------------|-----------------|--------------------------|----------------|
| STL38DN6F7AG | 60 V | 27 mΩ | 10 A |

- AEC-Q101 qualified
- Among the lowest R_{DS(on)} on the market
- Excellent FoM (figure of merit)
- Low C_{rss}/C_{iss} ratio for EMI immunity
- High avalanche ruggedness

PowerFLAT™ 5x6 double island



Applications

- Switching applications

Description

This N-channel Power MOSFET utilizes STripFET™ F7 technology with an enhanced trench gate structure that results in very low on-state resistance, while also reducing internal capacitance and gate charge for faster and more efficient switching.

| Product status | |
|----------------|------------------------------|
| STL38DN6F7AG | |
| Device summary | |
| Order code | STL38DN6F7AG |
| Marking | 38DN6F7 |
| Package | PowerFLAT™ 5x6 double island |
| Packing | Tape and reel |

1 Electrical ratings

Table 1. Absolute maximum ratings

| Symbol | Parameter | Value | Unit |
|-----------------------------|--|----------------|------------------|
| V_{DS} | Drain-source voltage | 60 | V |
| V_{GS} | Gate-source voltage | ± 20 | V |
| I_D ⁽¹⁾ | Drain current (continuous) at $T_C = 25^\circ\text{C}$ | 10 | A |
| I_D ⁽¹⁾ | Drain current (continuous) at $T_C = 100^\circ\text{C}$ | 10 | A |
| I_{DM} ^{(2) (1)} | Drain current (pulsed) | 40 | A |
| P_{TOT} | Total dissipation at $T_C = 25^\circ\text{C}$ | 57.7 | W |
| I_{AV} | Avalanche current, repetitive or not repetitive (pulse width limited by T_{jmax}) | 10 | A |
| E_{AS} | Single pulse avalanche energy (starting $T_j = 25^\circ\text{C}$, $I_D = I_{AV}$, $V_{DD} = 40$ V) | 50 | mJ |
| T_{stg} | Storage temperature range | -55 to 175 | $^\circ\text{C}$ |
| T_J | Operation junction temperature range | | |

1. Drain current is limited by package, the current capability of the silicon is 33 A at 25°C and 23 A at 100°C .
2. Pulse width limited by safe operating area

Table 2. Thermal data

| Symbol | Parameter | Value | Unit |
|------------------------------|----------------------------------|-------|--------------------|
| $R_{thj-case}$ | Thermal resistance junction-case | 2.6 | $^\circ\text{C/W}$ |
| $R_{thj-pcb}$ ⁽¹⁾ | Thermal resistance junction-pcb | 32 | |

1. When mounted on FR-4 board of 1 inch², 2oz Cu, $t < 10$ s

2

Electrical characteristics

(T_C = 25 °C unless otherwise specified)**Table 3. On/off states**

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|----------------------|-----------------------------------|--|------|------|------|------|
| V _{(BR)DSS} | Drain-source breakdown voltage | I _D = 250 µA, V _{GS} = 0 V | 60 | | | V |
| I _{DSS} | Zero gate voltage drain current | V _{GS} = 0 V, V _{DS} = 60 V | | | 1 | µA |
| | | V _{GS} = 0 V, V _{DS} = 60 V, T _C = 125 °C ⁽¹⁾ | | | 100 | µA |
| I _{GSS} | Gate-body leakage current | V _{GS} = 20 V, V _{DS} = 0 V | | | 100 | nA |
| V _{GS(th)} | Gate threshold voltage | V _{DS} = V _{GS} , I _D = 250 µA | 2 | | 4 | V |
| R _{D(on)} | Static drain-source on-resistance | V _{GS} = 10 V, I _D = 5 A | | 24 | 27 | mΩ |

1. Defined by design, not subject to production test.

Table 4. Dynamic

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|------------------|------------------------------|---|------|------|------|------|
| C _{iss} | Input capacitance | V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V | - | 380 | - | pF |
| C _{oss} | Output capacitance | | - | 320 | - | pF |
| C _{rss} | Reverse transfer capacitance | | - | 7.9 | - | pF |
| Q _g | Total gate charge | V _{DD} = 30 V, I _D = 10 A, | - | 7.9 | - | nC |
| Q _{gs} | Gate-source charge | V _{GS} = 0 to 10 V | - | 2.9 | - | nC |
| Q _{gd} | Gate-drain charge | (see Figure 13. Test circuit for gate charge behavior) | - | 2.4 | - | nC |

Table 5. Switching times

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|---------------------|---------------------|---|------|------|------|------|
| t _{d(on)} | Turn-on delay time | V _{DD} = 30 V, I _D = 5 A, | - | 12 | - | ns |
| t _r | Rise time | R _G = 4.7 Ω, V _{GS} = 10 V | - | 9 | - | ns |
| t _{d(off)} | Turn-off delay time | (see Figure 12. Test circuit for resistive load switching times and Figure 17. Switching time waveform) | - | 16 | - | ns |
| t _f | Fall time | | - | 5 | - | ns |

Table 6. Source-drain diode

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|--------------------------------|--------------------|---|------|------|------|------|
| V _{SD} ⁽¹⁾ | Forward on voltage | I _{SD} = 10 A, V _{GS} = 0 V | - | | 1.3 | V |

| Symbol | Parameter | Test conditions | Min. | Typ. | Max. | Unit |
|-----------|--------------------------|---|------|------|------|------|
| t_{rr} | Reverse recovery time | $I_{SD} = 10 \text{ A}, di/dt = 100 \text{ A}/\mu\text{s}$ $V_{DD} = 48 \text{ V}$ (see Figure 14. Test circuit for inductive load switching and diode recovery times) | - | 21.5 | | ns |
| Q_{rr} | Reverse recovery charge | | - | 8.5 | | nC |
| I_{RRM} | Reverse recovery current | | - | 0.8 | | A |

1. Pulsed: pulse duration = 300 μs , duty cycle 1.5%

2.1

Electrical characteristics (curves)

Figure 1. Safe operating area




Figure 2. Thermal impedance




Figure 3. Output characteristics




Figure 4. Transfer characteristics




Figure 5. Gate charge vs gate-source voltage




Figure 6. Static drain-source on-resistance










Figure 7. Capacitance variations

Figure 8. Normalized gate threshold voltage vs temperature

Figure 9. Normalized on-resistance vs temperature

Figure 10. Normalized $V_{(BR)DSS}$ vs temperature

Figure 11. Source- drain diode forward characteristics



3 Test circuits

Figure 12. Test circuit for resistive load switching times




AM01468v1

Figure 13. Test circuit for gate charge behavior




AM01469v1

Figure 14. Test circuit for inductive load switching and diode recovery times




AM01470v1

Figure 15. Unclamped inductive load test circuit




AM01471v1

Figure 16. Unclamped inductive waveform



AM01472v1

Figure 17. Switching time waveform



AM01473v1


4

Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

4.1 PowerFLAT™ 5x6 double island WF type R package information

Figure 18. PowerFLAT™ 5x6 double island WF type R package outline




8256945_r16_typeR-WF

Table 7. PowerFLAT™ 5x6 double island WF type R mechanical data

| Dim. | mm | | |
|------|-------|-------|-------|
| | Min. | Typ. | Max. |
| A | 0.80 | | 1.00 |
| A1 | 0.02 | | 0.05 |
| A2 | | 0.25 | |
| b | 0.30 | | 0.50 |
| C | 5.80 | 6.00 | 6.10 |
| D | 5.00 | 5.20 | 5.40 |
| D2 | 4.15 | | 4.45 |
| D3 | 4.05 | 4.20 | 4.35 |
| D4 | 4.80 | 5.00 | 5.10 |
| D5 | 0.25 | 0.40 | 0.55 |
| D6 | 0.15 | 0.30 | 0.45 |
| D7 | 1.68 | | 1.98 |
| e | | 1.27 | |
| E | 6.20 | 6.40 | 6.60 |
| E2 | 3.50 | | 3.70 |
| E3 | 2.35 | | 2.55 |
| E4 | 0.40 | | 0.60 |
| E5 | 0.08 | | 0.28 |
| E6 | 0.20 | 0.325 | 0.45 |
| E7 | 0.85 | 1.00 | 1.15 |
| E8 | 0.55 | | 0.75 |
| E9 | 4.00 | 4.20 | 4.40 |
| E10 | 3.55 | 3.70 | 3.85 |
| K | 1.275 | | 1.575 |
| L | 0.725 | 0.825 | 0.925 |
| L1 | 0.175 | 0.275 | 0.375 |
| θ | 0° | | 12° |


Figure 19. PowerFLAT™ 5x6 double island recommended footprint (dimensions are in mm)



8256945_FP_std_R16

4.2 PowerFLAT™ 5x6 WF packing information

Figure 20. PowerFLAT™ 5x6 WF tape (dimensions are in mm)



- (I) Measured from centreline of sprocket hole to centreline of pocket.
- (II) Cumulative tolerance of 10 sprocket holes is ± 0.20 .
- (III) Measured from centreline of sprocket hole to centreline of pocket.

Base and bulk quantity 3000 pcs

8234350_TapeWF_rev_C

Figure 21. PowerFLAT™ 5x6 package orientation in carrier tape





Figure 22. PowerFLAT™ 5x6 reel (dimensions are in mm)



8234350_Reel_rev_C

Revision history

Table 8. Document revision history

| Date | Revision | Changes |
|-------------|----------|--|
| 21-Mar-2018 | 1 | Initial release. The document status is production data. |

Contents

| | | |
|------------|--|-----------|
| 1 | Electrical ratings | 2 |
| 2 | Electrical characteristics | 3 |
| 2.1 | Electrical characteristics (curves) | 5 |
| 3 | Test circuits | 7 |
| 4 | Package information | 8 |
| 4.1 | PowerFLAT™ 5x6 double island WF type R package information | 8 |
| 4.2 | PowerFLAT™ 5x6 WF packing information | 10 |
| | Revision history | 13 |
| | Contents | 14 |
| | Disclaimer | 15 |

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics – All rights reserved